

MAY 13 1966

PROGRAM TYPES OUT


'NO PROGRAM INTERRUPT'
DUE TO AN ECO

Run w/ SW 5 up.

RIM loader

1. IDENTIFICATION

- 1.1 Digital-7-92-M, Maindec 722
- 1.2 PDP-7 EAE Part 1
- 1.3 March 24, 1966



2. ABSTRACT

Part 1 of the PDP-4/7 EAE Diagnostic verifies correct operation of all EAE operations, except multiplies and divides. Part 1 is written in three logical sections. Part 1 Section 1 is the EAE Set-Up Test and verifies that all set-up operations except LACS operate correctly. Part 1 Section 2 is the Shift Counter (LACS is verified) and Basic Shift Test and verification that the AC and MQ will each shift left 1 and shift right 1 all combinations of 18 bits. Part 1 Section 3 is the Random Data, Normalize, and Interrupt Test verifying that random data will shift left and right 0 to 44₈ places, that normalize will "stop shift" on negative and positive data, and that the teletypewriter flag will cause a break after an EAE operation. Hardware malfunctions detected by the program result in an error on the teletypewriter.

3. REQUIREMENTS

3.1 Storage

CAL subroutine	00020-00027
AC contents initial	00030
MQ contents initial	00031
Link initial	00032
SC of shift instructions	00033
AC contents as result	00034
MQ contents as result	00035
Link as result	00036
SC of LACS instruction	00037
Halt and/or Scope Loop subroutine	00040-00057
Halt and/or Repeat Sequence subroutine	00060-00077
Set-Up Test	00100-01000 (approx.)
Error Typeout subroutine	
Error texts and program constants	01035-02100 (approx.)
SC and Basic Shift Test	02200-04600 (approx.)
Random Data and Normalize	05000-06400 (approx.)

3.2 Subprograms and/or Subroutines

PDP-4/7 Teletype Output Package
(ASCII tape 2A of this test)

3.3 Equipment

Minimum configuration PDP-4/7 with EAE option installed.

4. USAGE

4.1 Loading

Normal binary loading procedures are to be used.

RIM LOADER

4.2 Calling Sequence

Part 1 Section 1 must run in its entirety and at all margins before running Part 1 Section 2.

Part 1 Section 2 must run in its entirety and at all margins before running Part 1 Section 3.

4.3 Switch Settings

4.3.1 AC switches = 0 or down. With all AC Switches down the program results in the following:

(1) All hardware malfunctions detected by the program result in an error typeout on the teleprinter.

(2) At the completion of an error typeout the processor halts.

(3) The program repeats whichever section of the test it was started in and sequences from each sub-test of that section to the next without halting.

4.3.2 AC switches = 1 or up

SW #	Operation	Description
0	Delete error typeouts	The program will not type out error messages and will not error halt (see also SW0 and 7, Ring Bell on Error).
1	Halt after EAE operation Processor halts at address 0046 (AC) = S.A. to set up last operation	The processor halts after each EAE operation is initiated and its results are verified. (Note: Press CONTINUE to proceed.)
2	Repeat EAE operation (Scope Loop)	The program repeats the last EAE operation. If SW2 is set during an error typeout or halt, the program repeats the operation that caused the error (Note: SW1 is tested before SW2.)
3	Halt after EAE sequence Processor halts at address 0066 (AC) = S.A. of last sequence	The processor halts after each sequence of testing an EAE operation; i.e., after testing that the MQ will complement all patterns, the processor halts.

SW #	Operation	Description
4	Repeat EAE sequence	The program repeats the last sequence of testing an EAE operation; i.e., the program repeats the LEFT SHIFT ALL COMBINATIONS and does not proceed to RIGHT SHIFT ALL COMBINATIONS. (Note: The program tests SW3 before SW4) In the Random Data Left and Random Data Right routines SW4 causes the program to repeatedly shift a single pair of random numbers 0 to 44g places.
5	Cycle all sections	At the completion of 1 pass through the Set-Up Test the program proceeds to the SC and Basic Shift Test. At the completion of 1 pass through the SC and Basic Shift Test the program proceeds to the Random Data and Normalize Test. At the completion of 1 pass through Random Data and Normalize Test the program repeats the Set-Up Test.
6	Type end of section	At completion of 1 pass through each of the sections a character is typed on the teleprinter as follows: Set-Up Test / SC and Basic Shift Test , Random Data and Normalize *
7	Delete error halt	The processor will not halt after error timeouts.
0 & 7	Ring bell on error	SW0 and SW7 both up. Error timeouts and halts are deleted and the "bell" on the teleprinter is rung (to be used to determine marginal voltage limits, eliminates waiting for long timeouts).
4.4	Start Up and/or Entry	
4.4.1	Start Up, Set-Up Test Set AC switches = 000000 Set ADDRESS = 0100 Press START	

Processor halts at 0101 with MQ = 777777

Set ADDRESS = 0102

Press START

Program reads C(MQ) into the AC and tests for 0, then proceeds to rest of test.

NOTE: This section of Part 1 must run at all margins before running Section 2.

4.4.2 Start Up, SC and Basic Shift Test

Set AC switches = 000000

Set ADDRESS = 2200

Press START

Processor halts at 2204 AC = 200000
SC = 77

Set ADDRESS = 2205

Press START

Program reads C(SC) into the AC and tests for 0, then proceeds to rest of test.

NOTE: This section must run at all margins before running Section 3.

4.4.3 Start Up Random Data and Normalize Test

Set AC switches = 000000

Set ADDRESS = 5000

Press START

NOTE: This section must run at all margins before running EAE Part 2.

4.5 Errors in Usage

Hardware malfunctions detected by the program will result in an error typeout on the teletypewriter and a processor halt (see section 4.3.2, SW0 and SW7).

4.5.1 Error Typeout Format

All error typeouts are in standard formats and include the following information:

- (1) An address that may be used to determine which test the program was in at the time the error was detected
- (2) A mnemonic describing the operation being tested

- (3) The initial condition of registers pertinent to the failure
- (4) The expected results of the operation being tested if they are not easily determined from the initial conditions and operation
- (5) The resultant register contents that are pertinent to the failure

A common typeout routine called ERROR generates all error typeouts. The first line of every error typeout is the contents of memory register ERROR or the address + 1 of the JMS ERROR instruction.

The second line of every typeout is the mnemonic describing the operation being tested (see paragraph 4.5.2 for definitions of mnemonics used).

The third line of a typeout may be another address. In this case the second address typed should be used to determine which test failed. (Operations such as LRS or LLSS each have common error routines.)

The next information typed is a header to format the typeouts of the contents of pertinent registers. One of five headers may be used for any typeout.

The abbreviations used by the headers are as follows:

<u>Abbr.</u>	<u>Meaning</u>
L	The information under this column is the contents of the link.
C(AC)	The information under this column is the contents of the accumulator.
C(MQ)	The information under this column is the contents of the MQ register.
SC	The information under this column is the contents of the shift counter or the SC portion of shift instructions.
START	The information in this line is the initial condition of pertinent registers.

The five headers are as follows:

START	C(AC)		
START	C(AC)	C(MQ)	
START	L	C(AC)	C(MQ)
START	SC	C(AC)	
L	C(AC)	C(MQ)	

4.5.2 Error Typeout Mnemonics

<u>Mnemonic</u>	<u>Description</u>
EAENOP	EAE instruction with no other operation specified.
EAECLA	EAE. Clear the accumulator.
CLQ	Clear the MQ register.
CMQ	Complement the MQ register.
ORMQAC	Inclusive OR the MQ to the AC and place the results in the AC.
AC0TOL	Set AC bit 0 into the link.
ORACMQ	Inclusive OR the AC to the MQ and place the results in the MQ (and in test ACORMQ clear the AC).
LACQ	Clear the AC, then MQ 1's to the AC.
LLS	Long left shift.
LLSS	Long left shift signed.
LRS	Long right shift.
LRSS	Long right shift signed.
LMQ	Clear the MQ, then AC 1's to the MQ.
ABS	Complement the AC if it is negative.
CLR Δ SC	Clear the step counter (START).
LACS	Clear the AC and step counter; 1's to the AC.
NORM	Normalize the AC and MQ.
NORMS	Normalize signed.
ALS	Accumulator left shift.
PAT	Pattern being tested.
COR	Results expected from the operation being tested.
INCO	Erroneous results of the operation.

Error Typeout Examples

The following are examples of error typeouts. The addresses indicated by these typeouts should not necessarily be taken as true representations:

Example 1: Complement the MQ Failure

	<u>Example</u>		<u>Explanation</u>
000226			JMS ERROR is at 00225
CMQ			Operation is complement the MQ
	C(AC)	C(MQ)	Header
START	000000	000000	Initial conditions
CMQ	000000	767777	Contents of the AC and MQ after CMQ was executed.

Note: Examine the MQ indicators to be sure they agree with the typeout. If the MQ as indicated does not agree with a typeout, an error was present in MQ 1's to the AC. This is true of all error typeouts that include the MQ as an end condition.

Example 2: EAE NOP AC Failure

	<u>Example</u>		<u>Explanation</u>
000135			JMS ERROR is at 00134
EAENOP			Operation is NOP 640000
	C(AC)		Header
START	777777		Initial condition of the AC
EAENOP	000000		Contents of the AC after the NOP was executed

Example 3: AC Sign to Link Failure

	<u>Example</u>			<u>Explanation</u>
000455				JMS ERROR is at 00454
AC0TOL				Operation is AC bit 0 to link
	L	C(AC)	C(MQ)	Header
START	1	400000		Initial conditions MQ not pertinent
AC0TOL	0	400000		State of the LINK and AC after the operation was executed

Example 4: AC to MQ to AC Failures

<u>Example</u>			<u>Explanation</u>	
000526			JMS ERROR is at 00525	
ORACMQ			Operation is AC 1's to MQ	
	C(AC)	C(AC)	Header	
START	000000	000000	Initial register states	
ORACMQ	000000	000000	COR	Expected results
LACQ	000000	040000	INCO	The contents of the AC after ORACMQ and the contents of the MQ as indicated by a LACQ instruction
000526				
ORACMQ				
	C(AC)	C(MQ)		
START	005000	000000		
ORACMQ	000000	005000	COR	
LACQ	000000	004000	INCO	

Note: Again, the contents of the MQ as indicated by the MQ indicators may not necessarily agree with the MQ contents as typed.

Example 5: Step Counter Error

<u>Example</u>			<u>Explanation</u>	
002530			JMS ERROR is at 02527	
SC ERROR			One of the SC tests failed	
002262			JMS SCERR is at 02261	
	SC	C(AC)	Header	
START	00	200000	Initial register status	
NORM	01		Instruction used to set the SC	
SET SC	76		NORM 01 should set the SC to 76	
SC + 1	77	COR	SC should increment to 77	
LACS	67	INCO	200000	Contents of the SC as read to the AC by a LACS instruction and the contents of the AC after the NORM instruction

Example 6: ALS (Accumulator Left Shift) Failure

<u>Example</u>			<u>Explanation</u>
003123			JMS ERROR is at 03122
ALS	05		ALS instruction 5 places
003076			JMS ALSERR is at 03075
L	C(AC)	C(MQ)	Header
I	777776	PAT	Pattern being tested
I	777777	RESULT	Results in AC after the shift
LACS	00		Shift counter read back to the AC

Example 7: Long Left Shift

<u>Example</u>			<u>Explanation</u>
003673			JMS ERROR is at 03672
LLS	01		Long left shift 1 place
003507			JMS LLSERR is at 03506
L	C(AC)	C(MQ)	Header
I	777777	777737	PAT
I	777777	777377	RESULT
LACS	00		SC as read back to the AC

Example 8: Long Left Shift Signed

<u>Example</u>			<u>Explanation</u>
003716			JMS ERROR is at 03715
LLSS	03		Long left shift signed 3 places
005075			JMS LRSSER is at 05074
L	C(AC)	C(MQ)	Header
O	456701	234567	PAT
	567012	345677	COR
I	567012	347677	INCO
LACS	00		SC as read back to the AC

Example 9: Long Right Shift

<u>Example</u>				<u>Explanation</u>
004600				JMS ERROR is at 004577
LRS	01			Long right shift 1 place
004537				JMS LRSER 1 is at 004536
L	C(AC)	C(MQ)		Header
1	402101	402101	PAT	Pattern being tested
	601200	601200	COR	Expected results
1	601200	601000	INCO	AC and MQ after completion of the shift
LACS	00			
				SC as read to the AC after completion of the shift

Example 10: Random Data Sequenced

<u>Example</u>				<u>Explanation</u>
005501				JMS ERROR is at 005500
RANDOM DATA SEQUENCED 02				Random sequence 2
005301				JMS SEQCOM is at 005300
L	C(AC)	C(MQ)		Header
0	045670	123450	START	Pattern sequenced
0	045630	123450	RESULT	L, AC, and MQ after shift sequence
LACS	00			
				SC after shift sequence

Note: Sequence 2 is: LLSS 03
LRS 06
LLSS 06
LRS 03

The AC and MQ results should equal the AC and MQ at START. This is true of all of the Random Data Sequences.

Example 11: Normalize

<u>Example</u>				<u>Explanation</u>
006217				JMS ERROR
NORM	01			Normalize SC = 1
005766				JMS NORMER is at 05765
L	C(AC)	C(MQ)		Header
0	200000	000000	PAT	Pattern being tested
0	400000	000000	RESULT	L, AC, and MQ after NORM
LACS	77	COR		SC expected after the NORM
LACS	00	RESULT		SC read back to the AC

Example 12: Interrupt Failure

<u>Example</u>		<u>Explanation</u>
006310		JMS ERROR is at 06307
NO PROGRAM INTERRUPT		Error is no interrupt
EAE NOP		Instruction tested
006305		Address of NOP instruction

4.6 Recovery From Such Errors

4.6.1 General

At the completion of an error typeout the processor halts. One of the following operations may be necessary if more information about the failure is required to repair the malfunction:

1. Repeat the exact operation that detected the failure (possibly for a scope loop).
2. Continue normally in the test to generate more information about the failure.
3. Repeat the sequence of operations or data patterns that detected the error.

AC switch control is built into the program to allow for any of these operations. Assuming the processor has halted after an error typeout, the operations may be accomplished as follows:

1. Repeat same operation

Set AC switch 2 up or to a 1
Press CONTINUE

Note that AC SW0 allows deletion of error typeouts for a scope loop.

2. Continue normally
- Press CONTINUE
3. Repeat Sequence
- Set AC switch 4 up or to a 1
- Press CONTINUE

In the Random Data Tests, switch 4 a 1 causes the same pair of random numbers to be repeatedly shifted 0 to 44₈ places. This is useful in determining which shift the random data first fails.

4.6.2 To Determine Area in Program that Failed

4.6.2.1 From Error Typeouts

Each error typeout includes an address typeout that may be used to determine the exact test routine that detected the error. Some of the typeouts include an address that points at a common error routine for that type of error and a second address that points at the test routine. (Section 4.5.3, example 3 has only one octal typeout before the header and example 5 has two. The second octal typeout in example 5 (002262) determines which SC test failed.) Determine which address to use, go to the numerically sorted program labels (section 10.4.1) and find the program labels with addresses lower and higher than the one typed. The last program label with an address lower than the one typed is in the test routine that failed.

4.6.2.2 From CAL Routine

This test program includes a halt at address 00026 that indicates a CAL instruction was executed. Pressing CONTINUE at this point causes the processor to CAL at address 00027. At the time of the first HALT the contents of the AC indicate the contents of address 00020 after the CAL or the address + 1 of the CAL. The approximate area of the test program that was being executed may be determined by examining the following memory addresses.

<u>Address</u>	<u>Contents Indicate</u>
00040	Address +1 or +2 of last JMS SWITCH
00057	Starting address of last SCOPE LOOP
00060	Address +1 or +2 of last JMS SWITCH
00077	Starting address of last TEST SEQUENCE

By comparing the contents of these memory locations with the numerically sorted symbol list, the test routine (at the time of a CAL, hang up, or program wipeout) that was being executed may be determined.

5. RESTRICTIONS (Not Applicable)
6. DESCRIPTION
- 6.1 Discussion

6.1.1 General

The PDP-4/7 EAE Diagnostic Part 1 verifies correct operation of all EAE operations except multiplies and divides. Part 1 itself is written in three logical sections as follows:

Section 1: Set-Up Test

Verifies correct operation of all EAE set-up operations except LACS.

Section 2: SC and Basic Shift Test

Verifies correct operation of the SC and LACS instruction and verifies that the AC and MQ will shift left and right 1 place all combinations of 18 bits.

Section 3: Random Data and Normalize Test

This section of Part 1 verifies that the AC and MQ will shift random data left and right 0 to 448 places, that the NORM and NORMS instructions operate correctly, and that the processor interrupts after an EAE operation.

The above sections are to be used incrementally. That is, Section 1 must operate at all margins before Section 2 is run. Section 2 must run at all margins before Section 3 is run.

6.1.2 Test Descriptions

6.1.2.1 Set-Up Test

The Set-Up Test incrementally verifies correct operation of all of the EAE set-up instructions except LACS.

The sequence of testing is as follows:

<u>Test Mnemonic</u>	<u>Operation(s) Tested</u>
SETUP	Does CMQ set MQ = 0's to 1's Do all MQ indicators light (visual)
EAERMQ	Does START clear the MQ Does MQ = 0's to AC = 0's
NOPAC	Does EAE NOP not clear the AC
EAECAC	Do EAE and bit 8 clear the AC
EAECLQ	Does bit 5 clear the MQ
MQITAC	Does bit 16 with MQ = 1's set AC to 1's
NOPACI	Does EAE NOP with MQ = 1's alter the AC
NOPMQ	Does EAE NOP with MQ = 1's alter the MQ
NOPMQI	Does EAE NOP with AC = 1's alter the MQ
NOPLNK	Does EAE NOP alter the link

<u>Test Mnemonic</u>	<u>Operation(s) Tested</u>
QONEAC	Does MQ = 1's inclusive OR to AC = 1's
EAESLK	Do EAE and bit 4 get AC sign to link
NOPLKI	Does EAE NOP alter the MQ with link = 1
ACORMQ	Does AC inclusive OR all patterns to MQ = 0's and MQ to AC all patterns
ACLMQ	Does the LMQ instruction operate as specified
COMPMQ	Will the MQ complement all patterns
ACONEQ	Will the AC = 1's inclusive OR to MQ = 1's
EAEABS	Does the ABS instruction operate as specified

6.1.2.2 SC and Basic Shift Test

The SC and Basic Shift Test incrementally verifies correct operation of the SC (including the LACS instruction) and the left and right shifts. The SC Test assumes that a NORM instruction with the AC = 200000 generates a stop shift.

The sequence of testing is as follows:

<u>Test Mnemonic</u>	<u>Operation(s) Tested</u>
SCTSTI	(1) Does NORM "stop shift" with AC = 200000 (visual) SC is set to 77 (2) Does START clear the SC (3) Does LACS get SC = 0's to the AC
NOPSC	Does EAE NOP alter the SC = 0's
SCTO76	(1) Will the SC set to 76 and + 1 to 77 (2) Will LACS read SC = 77 to the AC
SCTO74	Will the SC set to 74 and + 1 to 75
SCTO70	Will the SC set to 70 and + 1 to 71
SCTO60	Will the SC set to 60 and + 1 to 61
SCTO40	Will the SC set to 40 and + 1 to 41
SCTO00	Will the SC set to 00 and + 1 to 01
SCTO01	Will the SC set to 01 and + 1 to 02
SCTO03	Will the SC set to 03 and + 1 to 04
SCTO07	Will the SC set to 07 and + 1 to 10 (Is "high count" generated?)

<u>Test Mnemonic</u>	<u>Operation(s) Tested</u>
SCTO17	Will the SC set to 17 and + 1 to 20
SCTO37	Will the SC set to 37 and + 1 to 40
SCTO77	Will the SC set to 77 and + 1 to 00
NOPSC1	Does EAE NOP alter SC = 77
ALSZER	Does ALS with SC = 00 "stop shift"
ALS01	Does ALS 1 place shift AC = 0's
ALSLNK	Does link get to AC17 on an ALS 1 place
LNKALS	Does bit 0 of the AC not go to the link on an ALS 1 place
ALSMQT	Does ALS alter the MQ Does MQ0 not go to AC17
HSALS	Will ALS shift the AC 1 to 18 places bit and no-bit
LLSTS1	Will the AC/MQ shift 0's place left
LLSTS2	Does link go to MQ17 on an LLS
LLSACT	(1) Does link not go to AC17 on an LLS (2) Does MQ0 go to AC17 on an LLS
LLSTS3	Does each bit of the MQ = 1 shift left 1 place (1 bit at a time = 1)
LLSTS4	Does each bit of the MQ = 0 shift left 1 place (1 bit at a time = 0)
LLSTS5	Will MQ/AC shift a 1 bit 1 to 44_8 places left
LLSTS6	Will MQ/AC shift a 0 bit 1 to 44_8 places left
LRSTS1	Will AC/MQ shift right 1 all 0's
LRSTS2	Does link go to AC0 on an LRS
LRSTS3	Does AC17 go to MQ0 on an LRS
LRSTS4	Does AC17 not go to link on an LRS
LRSTS5	Will AC/MQ shift a 1 bit from each position right 1 place (1 bit at a time)
LRSTS6	Will AC/MQ shift a 0 bit right 1 place (1 bit at a time)
LRSTS7	Will AC/MQ shift 1 bit (AC0) right 1 to 44_8 places
LRSTS8	Will AC/MQ shift a 0 bit (AC0) right 1 to 44_8 places

<u>Test Mnemonic</u>	<u>Operation(s) Tested</u>
LLSSEQ	Will the AC and MQ each shift left 1 place every combination of 18 bits
LRSSEQ	Will the AC and MQ each shift right 1 place every combination of 18 bits

6.1.2.3 Random Data and Normalize Test

The Random Data and Normalize Test verifies that the AC/MQ will shift left and right random data 0 to 44_g places, that the NORM and NORMS instructions operate as specified, and that the processor interrupts after an EAE instruction.

The sequence of testing is as follows:

<u>Test Mnemonic</u>	<u>Operation(s) Tested</u>
RANSHF	Generates 4096 pairs of random numbers, 1 for the AC and 1 for the MQ. Each pair of random numbers is shifted left signed (LLSS) 0 to 44 _g places, and the results are tested against a table generated by 44 left shift 1 place.
RANRIT	Generates 4096 pairs of random numbers 1 for the AC and 1 for the MQ. Each pair of random numbers is shifted right (LRS) 0 to 44 _g places, and the results are tested against a table generated by 44 shift right 1 place.
RANSEQ	Generates 4096 pairs of random numbers 1 for the AC and 1 for the MQ. Each pair of random numbers is used by RANSQ0 to RANSQ8. After each sequence the AC and MQ should equal their starting patterns.
RANSQ0	Bit 0 of AC = bit 17 of MQ. Random numbers are sequenced 1 left signed, 2 right, 2 left signed, 1 right.
RANSQ1	Bit 0 and 1 of AC = bit 16 and 17 of MQ. Sequence is: 2 right signed 4 left signed 4 right 2 left signed
RANSQ2	Bits 0 to 2 of AC = bits 15 to 17 of MQ. Sequence is: 3 left signed 6 right 6 left signed 3 right

<u>Test Mnemonic</u>	<u>Operation(s) Tested</u>
RANSQ3	Bits 0 to 3 of AC = bits 14 to 17 of MQ. Sequence is: 4 right signed 8 left signed 8 right 4 left signed
RANSQ4	Bits 0 to 4 of AC = bits 13 to 17 of MQ. Sequence is: Left 5 signed Right 10 Left 10 signed Right 5
RANSQ5	Bits 0 to 5 of AC = bits 12 to 17 of MQ. Sequence is: Right 6 signed Left 12 signed Right 12 Left 6 signed
RANSQ6	Bits 0 to 6 of AC = bits 11 to 17 of MQ. Sequence is: Left 7 signed Right 14 Left 14 signed Right 7
RANSQ7	Bits 0 to 7 of AC = bits 10 to 17 of MQ. Sequence is: Right 8 signed Left 16 signed Right 16 Left 8 signed
RANSQ8	Bits 0 to 8 of AC = bits 9 to 17 of MQ. Sequence is: Left 9 signed Right 18 Left 18 signed Right 9
NRMLZE	Does NORMS get AC sign = 0 to link
NRMLZ1	Does NORMS get AC sign = 1 to link
NRMLZ2	Will NORM "stop shift" with AC0 \neq AC1, AC0 = 1, AC1 = 0, or AC0 = 0, AC1 = 0

<u>Test Mnemonic</u>	<u>Operation(s) Tested</u>
NRMLZ3	Does NORM NOT "stop shift" with AC0 = AC1, AC1 = 0, or AC0 = 0, AC1 = 0 or until SC = 77
NRMLZ4	Will NORMS normalize the alternate pattern of 1 and 0 bits for each bit position of the AC and MQ.
NRMLZ5	Will complement bit patterns normalize
INTEST	(1) Will the teleprinter flag cause an interrupt after an EAE NOP (2) Will the teleprinter flag cause an interrupt after an LLS 43 ₈ places (3) Does the interrupt not occur until the LLS is complete
7.	METHODS (Not Applicable)
8.	FORMAT (Not Applicable)
9.	EXECUTION TIME (Not Applicable)
10.	PROGRAM
10.1	Core Map (None)
10.2	Dimension List (None)
10.3	Macro, Parameter, and Variable Lists (None)

10.4 Program Listing

10.4.1 Symbol Table

ACCOMK	4700	EAERMQ	102	LLSTS2	3342
ACEND	34	EAESLK	436	LLSTS3	3465
ACLMQ	607	ENDSHF	3267	LLSTS4	3526
ACLMQE	635	ERCONT	1070	LLSTS5	3575
ACONEQ	722	ERLOOP	1034	LLSTS6	3656
ACORMQ	544	ERROR	1043	LNKALS	2721
ACSTRT	30	EXT	520000	LRANEX	5057
ALSERR	3175	FIVE6	1225	LRANLP	5046
ALSLNK	2663	FOUR1	1212	LRSERR	4630
ALSMQT	2760	FOUR3	1223	LRSER1	4652
ALSZER	2604	FOUR4	1222	LRSSEQ	4566
ALS01	2626	FOUR5	1221	LRSTS1	4016
BIT0	1227	HDR1	1274	LRSTS2	4050
BIT1	1230	HDR2	1305	LRSTS3	4122
BIT10	1241	HDR3	1321	LRSTS4	4175
BIT11	1242	HDR4	1336	LRSTS5	4236
BIT12	1243	HDR5	1355	LRSTS6	4313
BIT13	1244	HSALS	3114	LRSTS7	4373
BIT14	1245	HSALSE	3134	LRSTS8	4450
BIT15	1246	HSALSL	3127	LRST5L	4254
BIT16	1247	INDAT	1410	LRST6L	4333
BIT17	1250	INTEST	6272	LRST7E	4417
BIT2	1231	INTS1	6314	LRST7L	4405
BIT3	1232	INTS2	6346	LRST8E	4476
BIT4	1233	INTS2E	6403	LRST8L	4463
BIT5	1234	INTS2L	6330	MIN5	1166
BIT6	1235	KALL7	1273	MIN6	1167
BIT7	1236	KALS01	2732	MQCOMK	4701
BIT8	1237	KLLSS	5537	MQEND	35
BIT9	1240	KLLSS1	3767	MQSTRT	31
CHARK	1170	KLRS	5536	MQ1TAC	213
COMBIT	1226	K18	1206	MTATAB	2061
COMMA	3307	LKEND	36	NBIT0	1251
COMP MQ	666	LKSTRT	32	NBIT1	1252
CRCODE	1373	LLSACT	3406	NBIT10	1263
CRLF	1145	LLSERR	3745	NBIT11	1264
DCPCNT	6436	LLSSEQ	4527	NBIT12	1265
DCPDIG	6435	LLSSER	3770	NBIT13	1266
DCPNUM	6437	LLSSEX	3617	NBIT14	1267
DCPTAB	1635	LLSSL1	3606	NBIT15	1270
EAEABS	754	LLSSL2	3671	NBIT16	1271
EAECAC	146	LLSSX2	3703	NBIT17	1272
EAECLQ	164	LLSTS1	3310	NBIT2	1253

NBIT3	1254	RRANLP	5151	TEM	6432
NBIT4	1255	RRSTAY	5212	TEMY	6434
NBIT5	1256	SALSRP	3244	TEMY1	6431
NBIT6	1257	SAVERR	1205	THREE	1220
NBIT7	1260	SCCOMK	4702	THREE4	1224
NBIT8	1261	SCEND	37	THREE7	1213
NBIT9	1262	SCERR	2520	TIN	101746
NCT	2033	SCSTRT	33	TSP	101720
NDSETU	1021	SCT000	2355	TSR	101773
NIOT	2043	SCT001	2373	TSR1	2003
NOPAC	125	SCT003	2411	TTAB	10
NOPAC1	241	SCT007	2427	TWORD	101627
NOPLK1	502	SCT017	2445	TWORDZ	101572
NOPLNK	343	SCT037	2463	TWO40	1201
NOPMQ	266	SCT040	2337	TWO60	1202
NOPMQ1	314	SCT060	2321	TYABS	1525
NOPSC	2225	SCT070	2303	TYALS	1566
NOPSC1	2555	SCT074	2265	TYALSQ	1561
NORMER	6216	SCT076	2246	TYCLA	1426
NORMSE	6244	SCT077	2501	TYCLQ	1432
NRMLZ1	5652	SCTST1	2200	TYCMQ	1436
NRMLZ1	5704	SEQCOM	5452	TYCOR	1367
NRMLZ2	5737	SETLLS	5025	TYCSC	1531
NRMLZ3	6000	SETLRS	5131	TYDELE	1151
NRMLZ4	6054	SETUP	100	TYINCO	1371
NRMLZ5	6143	SEVEN	1200	TYINTE	1400
NSNERR	3077	SEVFIV	1217	TYLACQ	1456
NXTSEQ	5417	SEVNTY	1210	TYLACS	1535
OCL	2046	SEVN4	1211	TYLLS	1462
OCS	2047	SEVONE	1216	TYLLSS	1466
OCU	2045	SEVSEV	1203	TYLMQ	1521
ONESEV	1215	SEVSIX	1204	TYLRS	1472
OTY	2007	SGNSHF	3042	TYLRSS	1502
PASSK	5535	SHFBUF	5540	TYNOP	1422
QONEAC	410	SIMALS	3216	TYNORM	1545
RANGEN	5522	SIXONE	1214	TYNRMS	1374
RANNO	5533	SIXTY	1207	TYPATR	1365
RANRIT	5112	SPACE3	1350	TYPECN	1074
RANSEQ	5214	SPACE4	1352	TYPLS1	1555
RANSHF	5002	SVCHAR	1172	TYRDSQ	1506
RANSQ0	5237	SVMASK	5450	TYRES	1516
RANSQ1	5253	SVSIGN	5446	TYRMQ	1442
RANSQ2	5267	SWITCH	40	TYSCER	1541
RANSQ3	5303	SWTCHS	60	TYSIMR	1476
RANSQ4	5317	TAB	101730	TYSLK	1446
RANSQ5	5333	TBC	6433	TYSMQ	1452
RANSQ6	5347	TCALL	1122	TYSSC	1551
RANSQ7	5363	TCR	101703	TYSTRT	1420
RANSQ8	5377	TCRRRR	1715	TYT	101730
RESULT	3245	TCRSSS	1712	TY1	101643
RLSTAY	5110	TCTWO	1131	TY1A	1647
RL6	2026	TDIGIT	101755	TY1BBB	2050
RRANEX	5161	TDIGT1	1771	TY2	1671
				TY3	101673

TTAB	10	ONESEV	1215	TYINCO	1371
AC6TRT	30	SEVONE	1216	CROODE	1373
MQSTRT	31	SEVFIV	1217	TYNRMS	1374
LKSTRT	32	THREE	1220	TYINTE	1400
SCSTRT	33	FOUR5	1221	INDAT	1410
ACEND	34	FOUR4	1222	TYSTRT	1420
MQEND	35	FOUR3	1223	TYNOP	1422
LKEND	36	THREE4	1224	TYCLA	1426
SCEND	37	FIVE6	1225	TYCLO	1432
SWITCH	40	COMBIT	1226	TYCMQ	1436
SWTCHS	60	BIT0	1227	TYRMO	1442
SETUP	100	BIT1	1230	TYSLK	1446
EAERMQ	102	BIT2	1231	TYSMQ	1452
NOPAC	125	BIT3	1232	TYLACQ	1456
EAECAC	146	BIT4	1233	TYLLS	1462
EAECLO	164	BIT5	1234	TYLLSS	1466
MQ1TAC	213	BIT6	1235	TYLRS	1472
NOPAC1	241	BIT7	1236	TYSIMR	1476
NOPMQ	266	BIT8	1237	TYLRSS	1502
NOPMQ1	314	BIT9	1240	TYRDSQ	1506
NOPLNK	343	BIT10	1241	TYRES	1516
QONEAC	410	BIT11	1242	TYLMO	1521
EAESLK	436	BIT12	1243	TYABS	1525
NOPLK1	502	BIT13	1244	TYCSC	1531
ACORMQ	544	BIT14	1245	TYLACS	1535
ACLMQ	607	BIT15	1246	TYSCER	1541
ACLMQE	635	BIT16	1247	TYNORM	1545
COMP MQ	666	BIT17	1250	TYSSC	1551
ACONEQ	722	NBIT0	1251	TYPLS1	1555
EAEABS	754	NBIT1	1252	TYALSQ	1561
NDSETU	1021	NBIT2	1253	TYALS	1566
ERROR	1043	NBIT3	1254	DOPTAB	1635
ERLOOP	1054	NBIT4	1255	TY1A	1647
ERCONT	1070	NBIT5	1256	TY2	1671
TYPECN	1074	NBIT6	1257	TCRSSS	1712
TCALL	1122	NBIT7	1260	TCRRRR	1715
TCTWO	1131	NBIT8	1261	TDIGT1	1771
CRLF	1145	NBIT9	1262	TSR1	2003
TYDELE	1151	NBIT10	1263	OTY	2007
MIN5	1166	NBIT11	1264	RL6	2026
MIN6	1167	NBIT12	1265	NCT	2033
CHARK	1170	NBIT13	1266	NIOT	2043
SVCHAR	1172	NBIT14	1267	OCU	2045
SEVEN	1200	NBIT15	1270	OCL	2046
TWO40	1201	NBIT16	1271	OCS	2047
TWO60	1202	NBIT17	1272	TY1BBB	2050
SEVSEV	1203	KALL7	1273	MTATAB	2061
SEVSIX	1204	HDR1	1274	SCTST1	2200
SAVERR	1205	HDR2	1305	NOPSC	2225
K18	1206	HDR3	1321	SCT076	2246
SIXTY	1207	HDR4	1336	SCT074	2265
SEVNTY	1210	SPACE3	1350	SCT070	2303
SEVN4	1211	SPACE4	1352	SCT060	2321
FOUR1	1212	HDR5	1355	SCT040	2337
THREE7	1213	TYPATR	1365	SCT000	2355
SIXONE	1214	TYCOR	1367	SCT001	2373

SCT003	2411	LRSTS3	4122	SVSIGN	5446
SCT007	2427	LRSTS4	4175	SVMASK	5450
SCT017	2445	LRSTS5	4236	SEQCOM	5452
SCT037	2463	LRSTS5L	4254	RANGEN	5522
SCT077	2501	LRSTS6	4313	RANNO	5533
SCERR	2520	LRSTS6L	4333	PASSK	5535
NOPSC1	2555	LRSTS7	4373	KLRS	5536
ALS2ER	2604	LRSTS7L	4405	KLLSS	5537
ALS01	2626	LRSTS7E	4417	SHFBUF	5540
ALSLNK	2663	LRSTS8	4450	NRMLZE	5652
LNKALS	2721	LRSTS8L	4463	NRMLZ1	5704
KALS01	2732	LRSTS8E	4476	NRMLZ2	5737
ALSMQT	2760	LLSSEQ	4527	NRMLZ3	6000
SGNSHF	3042	LRSSEQ	4566	NRMLZ4	6054
NSNERR	3077	LRSERR	4630	NRMLZ5	6143
HSALS	3114	LRSER1	4652	NORMER	6216
HSALSL	3127	ACCOMK	4700	NORMSE	6244
HSALSE	3134	MQCOMK	4701	INTEST	6272
ALSERR	3175	SCCOMK	4702	INTS1	6314
SIMALS	3216	RANSHF	5002	INTS2L	6330
SALSRP	3244	SETLLS	5025	INTS2	6346
RESULT	3245	LRANLP	5046	INTS2E	6403
ENDSHF	3267	LRANEX	5057	TEMY1	6431
COMMA	3307	RLSTAY	5110	TEM	6432
LLSTS1	3310	RANRIT	5112	TBC	6433
LLSTS2	3342	SETLRS	5131	TEMY	6434
LLSACT	3406	RRANLP	5151	DCPDIG	6435
LLSTS3	3465	RRANEX	5161	DCPCNT	6436
LLSTS4	3526	RRSTAY	5212	DCPNUM	6437
LLSTS5	3575	RANSEQ	5214	TWORDZ	101572
LLSSL1	3606	RANSQ0	5237	TWORD	101627
LLSEX	3617	RANSQ1	5253	TY1	101643
LLSTS6	3656	RANSQ2	5267	TY3	101673
LLSSL2	3671	RANSQ3	5303	TCR	101703
LLSSX2	3703	RANSQ4	5317	TSP	101720
LLSERR	3745	RANSQ5	5333	TAB	101730
KLLSS1	3767	RANSQ6	5347	TYT	101730
LLSSER	3770	RANSQ7	5363	TIN	101746
LRSTS1	4016	RANSQ8	5377	TDIGIT	101755
LRSTS2	4050	NXTSEQ	5417	TSR	101773
				EXT	520000

10.4.2 EAE Set-Up Test

```
/EAE SET UP DIAGNOSTIC

/START AT 100
/PROCESSOR HALTS AT 101 WITH MQ#1'S
/OR START AT 102

/SW0 = DELETE ERROR TYPEOUTS
/SW1 = HALT AFTER EACH EAE OPERATION
/SW2 = REPEAT LAST EAE OPERATION
/SW3 = HALT AFTER EACH EAE SEQUENCE
/SW4 = REPEAT EACH EAE SEQUENCE
/SW5 = 0=REPFT SET UP TEST OR SCA AND SHIFT TESTS
/SW5 = 1=CYCLE SET UP AND SC AND SHIFT TEST

/CAL SUBROUTINE
20/
    20          /20 IN CASE CAL I
    LAC 20      /GET ADDRESS
    DAC 0       /SAVE
    LAC .+4      /RESTORE 20
    DAC 20
    LAC 0
    HLT         /HIT DISPLAY
    20          /WILL CAL IF CONTINUE

/AC, MQ, LINK AND SC FOR TYPEOUTS
30/
ACSTRT,     0
MQSTRT,     0
LKSTRT,     0
SCSTRT,     0
ACEND,      0
MQEND,      0
LKEND,      0
SCEND,      0
```

/ROUTINES THAT TEST REPEAT AND STOP
/STOP AFTER MINOR LOOP (SW1) AND REPEAT MINOR LOOP (SW2)

SWITCH,
JMP .
LAS
AND BIT1
SNA
JMP .+3
LAC I SWITCH
HLT
LAC I SWITCH
DAC .+7
ISZ SWITCH
LAS
AND BIT2
SZA
JMP I .+2
JMP I SWITCH
0

/MINOR LOOP HALT?
/No
/REPEAT LOOP?
/YES
/CONTINUE IN SEQUENCE

/STOP AFTER MAJOR LOOP (SW3) AND REPEAT MAJOR LOOP (SW4)

SWTCHS,
JMP .
LAS
AND BIT3
SNA
JMP .+3
LAC I SWTCHS
HLT
LAC I SWTCHS
DAC SWTCHS-1
ISZ SWTCHS
LAS
AND BIT4
SNA
JMP I SWTCHS
JMP I SWTCHS-1

/MAJOR LOOP HALT?
/No
/REPEAT MAJOR LOOP?
/CONTINUE
/REPEAT LOOP

/DOES EAE - OR THE MQ TO AC READ 0'S
/MQ SHOULD BE ZERO FROM START KEY

100/

SETUP, CMC
HLT

EAERMQ, CLC 4000 /CLEAR LINK
DAC MQSTRT
DAC ACSTRT
EAE 2 /OR MQ 1'S TO AC
DAC ACEND
SNA
JMP .+11
JMS ERROR
TYRMQ
HDR2
ACSTRT 600000
MQSTRT 600000
TYRMQ
ACEND 600000
0
JMS SWITCH
FAERMQ
LAC NBIT16
DAC CHARK /SET END TEST K

/DOES EAE NOP CLEAR THE AC?

NOPAC, CLC 4000 /CLEAR LINK
DAC ACSTRT /AC AT START
AND KALL7 /MAKE MB=1*8 BEFORE
EAE
DAC ACEND /AC AT END
CMA
SNA /AC ALTERED
JMP .+10 /NO
JMS ERROR
TYNOP
HDR1
ACSTRT 600000 /TYPE CONTENTS OF
TYNOP /TYPE TEXT
ACEND 600000 /TYPE CONTENTS OF
0
JMS SWITCH /REPEAT SET
NOPAC /LOOP TO HERE

/DOES EAE AND CLR AC BIT CLR THE AC?

EAECAC,	CLC 4000	/CLEAR LINK
	EAE 1000	/SHOULD CLEAR AC
	DAC ACEND	
	SNA	
	JMP .+10	
	JMS ERROR	
	TYCLA	
	HDR1	
	ACSTRT 600000	
	TYCLA	
	ACEND 600000	
	0	
	JMS SWITCH	
	EAECAC	

/DOES CLQ CLEAR THE MQ

EAECLO,	CLC 4000	
	DAC MQSTRT	
	EAE 4	/SET MQ TO 1'S
	CLA	
	DAC ACSTRT	
	CLQ	/CLEAR THE MQ
	DAC ACEND	
	CLA	
	EAE 2	/OR MQ 1'S TO AC
	DAC MQEND	
	SNA	/READ 0'S BACK?
	JMP .+12	
	JMS ERROR	
	TYCLQ	
	HDR2	
	ACSTRT 600000	
	MQSTRT 600000	
	TYCLQ	
	ACEND 600000	
	MQEND 600000	
	0	
	JMS SWITCH	/REPEAT SET
	EAECLO	/START OVER

/DOES MQ COMPLIMENT FROM 0'S TO 1'S
/AND MQ 1'S TO AC

MQ1TAC,
CLA 4000
DAC ACSTRT
DAC MQSTRT
CLQ 4
DAC ACEND
CLA
EAE 2
DAC MQEND
CMA
SNA
JMP .+12
JMS ERROR
TYCMQ
HDR2
ACSTRT 600000
MQSTRT 600000
TYCMQ
ACEND 600000
MQEND 600000
0
JMS SWITCH
MQ1TAC

/CLEAR THE MQ AND COMPLIMENT
/OR THE MQ TO AC

/DOES EAE-NOP WITH MQ=1'S ALTER THE AC

NOPAC1,
CLA 4000
DAC ACSTRT
CLC
DAC MQSTRT
CLQ 4
AND KALL7
EAE
DAC ACEND
CMA
SNA
JMP .+11
JMS ERROR
TYNOP
HDR2
ACSTRT 600000
MQSTRT 600000
TYNOP
ACEND 600000
0
JMS SWITCH
NOPAC1

/SET MQ TO ONES
/MAKE MB TO 1-S
/NOP

/ONES FROM MQ TO AC?

/DOES EAE NOP WITH MQ=1'S ALTER THE MQ

```

NOPMQ,      CLA 4000
            CLQ 4           /SET MQ TO 1'S
            AND KALL7       /MAKE MB TO 1'S BEFORE
            EAE
            DAC ACEND
            CLA
            EAE 2
            DAC MQEND
            CMA
            SNA             /MQ STILL 1'S?
            JMP .+12
            JMS ERROR
            TYNOP
            HDR2
            ACSTRT 600000
            MQSTRT 600000
            TYNOP
            ACEND 600000
            MQEND 600000
            @
            JMS SWITCH
            NOPMQ

```

/DOES NOP WITH AC=1'S ALTER MQ

```

NOPMQ1,     CLA 4000
            DAC MQSTRT
            CLQ
            CLC
            DAC ACSTRT
            AND KALL7       /MAKE MB TO 1'S BEFORE
            EAE
            DAC ACEND
            LACQ
            DAC MQEND
            SNA             /GET MQ TO AC
            JMP .+12
            JMS ERROR
            TYNOP
            HDR2
            ACSTRT 600000
            MQSTRT 600000
            TYNOP
            ACEND 600000
            MQEND 600000
            @
            JMS SWITCH
            NOPMQ1

```

/DOES NOP ALTER THE LINK
/AC 0'S MQ 0'S, AC 1'S MQ 1'S

NOPLNK, CLQ
DZM ACSTRT
DZM MQSTRT
DZM LKSTRT
LAC LKSTRT
RAR
LAC ACSTRT /SET LINK FOR TEST
AND KALL7 /MAKE MB TO ONES BEFORE
EAE
GLK
DAC LKEND
SAD LKSTRT
JMP .+12
JMS ERROR
TYNOP
HDR3
LKSTRT 700000K
ACSTRT 600000K
MQSTRT 600000K
TYNOP
LKEND 700000
0
JMS SWITCH
NOPLNK+4
LAC LKSTRT
TSZ LKSTRT
SNA /CHECKED L=0 AND I=1
JMP NOPLNK+4
LAC ACSTRT
SZA /CHECKED FOR AC=1'S
JMP EAESLK
CLQ 4 /YES
CLC /SET MQ To 1'S
DAC ACSTRT /AC START =1'S
DAC MQSTRT
DZM LKSTRT
JMP NOPLNK+4 /LINK START=0

/DOES MQ TO AC ALL 1'S WITH AC=1'S
QONEAC,

CLC
DAC ACSTRT
DAC MQSTRT /SET MQ To 1'S
CLQ 4 /MQ1'S TO AC1'S
OMQ
DAC ACEND
OMA
SNA /AC STAY 1'S
JMP .+11
JMS ERROR
TYRMQ
HDR2
ACSTRT
600000
600000
MQSTRT

Digital-7-92-M

Page 30

TYRMQ
ACEND
600000
0
JMS SWITCH
QONEAC

/LINK SET TO 1 AND TO ZERO?

EAESLK,	DZM LKSTRT	/START LINK 0 TO 1
	DZM MQSTRT	/MQ 0'S
	CLO	
	LAC RIT0	/400000
	DAC ACSTRT	
	LAC LKSTRT	/SFT LINK INITIAL
	RAR	
	LAC ACSTRT	
	EAF 20000	/AC BIT 0 TO LINK
	DAC ACEND	
	GLK	
	DAC LKEND	
	RTR	
	SAD ACSTRT	/LINK SAME AS START?
	SKP	
	JMP .+4	/ERROR
	LAC ACEND	
	SAD ACSTRT	/AC ALTERED?
	JMP .+13	
	JMS ERROR	
	TYSLK	
	HDR3	
	LKSTAT 700000	
	ACSTAT 600000	
	MQSTRT	
	TYSLK	
	LKEND 700000	
	ACEND 600000	
	0	
	JMS SWITCH	/LOOP SET?
	EAESLK+5	
	ISZ LKSTRT	/NEXT PASS LINK 1 TO ZERO
	LAC ACSTRT	
	DZM ACSTRT	
	SZA	
	JMP EAESLK+5	

/DOES NOP ALTER MQ=0'S WITH L=1

NOPLK1,	DZM ACSTRT	/START AC 0'S
	DZM MQSTRT	/MQ 0'S
	CLQ	
	LAC BIT17	/1=LINK
	DAC LKSTRT	
	RAR 4000	/CLEAR LINK, SET LINK
	AND KALL7	/MAKE MR TO ONES BEFORE
	EAE	/NOP
	DAC ACEND	
	GLK	
	DAC LKEND	
	LACQ	
	DAC MQEND	
	SNA	/MQ STILL ZERO'S
	LAC ACFND	
	SNA CLA-OPR	
	LAC LKEND	/AC STILL ZERO'S
	SZA	
	JMP .+14	/LINK STILL 1
	JMS ERROR	
	TYNOP	
	HDR3	
	LKSTRT 7000000	
	ACSTRT 6000000	
	MQSTRT 6000000	
	TYNOP	
	LKEND 7000000	
	ACEND 6000000	
	MQEND 6000000	
	0	
	JMS SWITCH	/CHECK MINOR LOOP SW
	NOPLK1	
	JMS SWTCHS	/MAJOR LOOP SET?
	NOPAC	/START NOP THE AC

/WILL AC TO MQ TO AC ALL PATTERNS
/WITH MQ INITIALLY = 0 AND LINK = 0

544 ACORMQ,
DZM ACSTRT
DZM MQSTRT
CLL CLA-TOPR
CLA
LAC ACSTRT
EAE 3000
DAC ACEND
LACQ
DAC MQEND
SAD ACSTRT
SKP
JMP .+4
560 LAC ACEND
SNA
JMP .+17
564 JMS ERROR
TYSMO
HDR2
ACSTRT 600000
MQSTRT 600000
TYSMO
MQSTRT 600000
ACSTRT 600000
TYCOR
TYLACQ
ACEND 600000
MQEND 600000
TYINCO
0
JMS SWITCH
ACORMQ+2
TSZ ACSTRT
JMP ACORMQ+2
JMS SWITCHS
ACORMQ

/START AC = 0'S
/MQ ALWAYS 0'S

/GET NEXT SET
/AC TO MQ
/MQ TO AC
/MQ TO AC SAME AS START?

/YES, TRY AC
/AC SHOULD BE 0

/CHECK FOR REPEAT LOOP
/To 7777777

```

/WILL AC TO MQ TO AC ALL PATTERNS
/WITH MQ = LAST PATTERN AND LINK = 1

ACLMQ,
    DZM ACSTRT           /START AC 0's
    DZM MQSTRT           /MQ 0's
    CLQ
    LAC RIT17
    DAC LKSTRT
    STL                   /SET LINK
    LAC ACSTRT           /GET NEXT CONSTANT
    LMQ                   /MQ TO 0's, AC 1's TO MQ
    DAC ACEND             /SAVE AC RESULT
    GLK
    DAC LKEND             /SAVE LINK RESULT
    LACQ
    DAC MOEND
    SAD ACSTRT           /MQ = AC AT START?
    SKP
    JMP ACLMqe
    LAC LKEND
    SNA                   /LINK=1 AT END?
    JMP ACLMqe           /LINK ERROR
    LAC ACEND
    SAD ACSTRT           /AC END = AC START?
    JMP .+22
    JMS ERROR
    TYLMQ
    HDR3
    LKSTRT 700000
    ACSTRT 600000
    MQSTRT 600000
    TYLMQ
    LKSTRT 700000
    ACSTRT 600000
    ACSTRT 600000
    TYCOR
    TYLACQ
    LKEND 700000
    ACEND 600000
    MQEND 600000
    TYINCO
    0
    LAC MQEND
    DAC MQSTRT           /NEW MQ START
    JMS SWITCH            /REPEAT SET?
    ACLMQ+5
    ISZ ACSTRT           /To 777777
    JMP ACLMQ+5
    JMS SWTCHS
    ACLMQ

```

/DOES THE MQ COMPLIMENT ALL PATTERNS

COMPMD,	DZM ACSTRRT	
	LAC ACSTRRT	/GET NEXT PATTERN
	DAC MQSTRRT	
	LMD 20000	/AC TO MQ, AC0 TO L
	CMD	/=MQ
	DAC ACEND	/SAVE AC RESULT
	LACQ	/GET MQ
	DAC MQEND	
	CMA	//MQ
	SAD ACSTRRT	/=MQ = AC START?
	LAC ACEND	
	SAD ACSTRRT	/ACEND = AC START?
	JMP .+12	
	JMS ERROR	
	TYCMQ	
	HDR2	
	ACSTRRT 600000	
	MQSTRRT 600000	
	TYCMQ	
	ACEND 600000	
	MQEND 600000	
	0	
	JMS SWITCH	
	COMPMD+1	
	TSZ ACSTRRT	
	JMP COMPMD+1	
	JMS SWITCH	
	COMPMD	

/DOES AC TO MQ ALL 1'S WITH MQ=1'S
ACONEQ,

CLC	
DAC MQSTRRT	
DAC ACSTRRT	
CLD 4	/SET MQ=1'S
FAF 2000	/AC 1'S TO MQ1'S
DAC ACEND	
LACQ	
DAC MQEND	
CMA	
SNA	/MQ STAY 1'S
JMP .+16	
JMS ERROR	
TYSMQ	
HDR2	
ACSTRRT	
600000	
600000	
MQSTRRT	
TYSMQ	
ACEND	
600000	
600000	
MQEND	
0	
JMS SWITCH	
ACONEQ	

/DOES ABS GET ABSOLUTE AC
 /AND NOT DISTURB LINK#1 OR 0

DZM ACSTRT	/START AC 0:8
LAC RIT17	/LINK 1
DAC LKSTRT	
LAC LKSTRT	
RAR	/SFT LINK
LAC ACSTRT	/GET AC START
ABS	/ABSOLUTE AC
DAC ACEND	/SAVE RESULT
GLK	
DAC LKEND	
SAD LKSTRT	/LINK SAME?
SKP	/YES
JMP .+6	/ERROR, LINK CHANGED
LAC ACSTRT	
SPA	/AM POSITIVE AT START?
CMA	/NO, SHOULD BE POS. ABS
SAD ACEND	/RESULT AC OK?
JMP .+12	
JMS ERROR	
TYABS	/ABS ERROR LINK OR AC
HDR3	
LKSTRT 700000	
ACSTRT 600000	
TYABS	
LKEND 700000	
ACEND 600000	
0	
JMS SWITCH	
EAEABS+3	
ISZ ACSTRT	
SKP	
JMP NDSETU	
LAC LKSTRT	
CMA	
AND BIT17	
DAC LKSTRT	
JMP EAEABS+3	
NDSETU,	JMS SWTCHS /TEST REPEAT MAJOR
	EAEARS
	LAS
	AND BIT6
	SNA
	JMP .+6
	LAW 57
	TY1
	ISZ CHARK
	JMP .+4
	JMS CRLF
	LAC NBIT16
	DAC CHARK
	LAS
	AND BIT5
	SNA
	JMP NOPAC
	/REPEAT ALL SET?
	/CYCLE SET UP TEST

Digital-7-92-M
Page 37

JMP SCT076

/CYCLE SET UP AND SHIFT

START

```

/EAE ERROR TYPEOUT ROUTINE
/GENERAL PURPOSE
/LINKS TYPTEX AND ALL TYPE CONTENTS

/AC=0 IS END OF TYPEOUT
/AC NOT = 0 AND POSITIVE IS TYPETEXT
/AC - AND BIT 1=0 IS CR, LF TYPE CONTENTS
/AC - AND BIT 1=1 IS TYPE CONTENTS
/AC - AND BIT 2=0 IS NO ZERO UPPRESS
/AC - AND BIT 2=1 IS ZERO SUPPRESS
/AC - AND BIT 3=0 IS ZERO SUPPRESS5
/AC - AND BIT 3=1 IS ZERO SUPPRESSA4

```

ERROR,	JMP	
	LAS	
	SPA	
	JMP TYDELE	
	JMS CRLF	
	LAC .+3	
	DAC SAVERR	
	JMP TYPECN	/CR LF TYPE CONTENTS ERROR
	ERROR	
ERLOOP,	LAC I ERROR	/GET NEXT TYPE CONSTANT
	DAC SAVERR	/FOR INDIRECTS
	ISZ ERROR	
	SZA	/END OF MESSAGE?
	JMP ERCONT	/NO
	LAS	/GET SWITCHES
	AND BIT7	
	SNA	/DELETE HALT?
	HLT	/ERROR HALT
	TSF	
	JMP .-1 /WAIT FLAG	
	JMP I ERROR	/EXIT ERROR ROUT.
ERCONT,	SPA	/TYPE TEXT INDICATED?
	JMP TYPECN	/NO, TYE CONTENTS
	TSR	
	JMP ERLOOP	

/TYPE CONTENTS ROUTINES

TYPECN,	AND BIT1	
	SNA	/CARRIAGE RETURN INDICATED
	JMS CRLF	/YES
	LAC SAVERR	
	AND BIT2	
	SNA	/SUPPRESS ZERO SET?
	JMP TCALL	/NO, TYPE ALL
	LAC SAVERR	
	AND BIT3	
	SZA	/SUPPRESS 4 0'S SET?
	JMP TCTWO	/YES
	LAC I SAVERR	
	AND .+11	
	SZA	/UPPER 5 CHAR = 0
	JMP TCALL	/NO, TYPE ALL
	LAC I SAVERR	
	CLL RTR-OPR	
	RTR	
	TWORD	
	1	
	JMP TCALL+3	/SPACE 3
	777770	

TCALL,	LAC I SAVERR	
	TWORD	/TYPE 6 OCTAL
	6	
	LAW SPACE3	
	TSR	/OUTPUT 3 SPACES
	JMP ERLOOP	
	777700	
TCTWO,	LAC I SAVERR	
	AND .-2	
	SZA	/FIRST 4 CHARACTERS 0
	JMP TCALL	/NO, TYPE WHOLE WORD
	LAC I SAVERR	
	CLL RTR-OPR	/POSITION LS 2
	RTR	/TO UPPER 2
	RTR	/FOR TYPEOUT ROUT
	RAR	
	TWORD	/TYPE UPPER 2 CHAR
	2	
	JMP TCALL+3	/SPACE 3
CRLF,	JMP .	
	LAW CRCODE	
	TSR	
	JMP I CRLF	

TYDELE,	LAC I ERROR	
	ISZ ERROR	
SZA		/REACHED END OF MESS.
JMP TYDELE		/NO
LAS		
AND BIT7		
SNA		/RING BELL SET?
JMP I ERROR		/NO, EXIT
LAW 51		
TY1		
TSF		/WAIT FLAG
JMP .-1		
JMP I ERROR		
MIN5,	777773	
MIN6,	777772	
CHARK,	0	
	0	
SVCHAR,	0	
	0	
	0	
	0	
	0	
	0	
SEVEN,	7	
TWO40,	240	
TWO60,	260	
SEVSEV,	77	
SEVSIX,	76	
SAVERR,	0	
K18,	777756	
SIXTY,	60	
SEVNTY,	70	
SEVN4,	74	
FOUR1,	41	
THREE7,	37	
SIXONE,	61	
ONESEV,	17	
SEVONE,	71	
SEVFIV,	75	
THREE,	3	
FOUR5,	45	
FOUR4,	44	
FOUR3,	43	
THREE4,	34	
FIVE6,	56	
COMBIT,	252525	

/BIT AND NO BIT CONSTANTS

BIT0,	400000
BIT1,	200000
BIT2,	100000
BIT3,	40000
BIT4,	20000
BIT5,	10000
BIT6,	4000
BIT7,	2000
BIT8,	1000
BIT9,	400
BIT10,	200
BIT11,	100
BIT12,	40
BIT13,	20
BIT14,	10
BIT15,	4
BIT16,	2
BIT17,	1
NBIT0,	377777
NBIT1,	577777
NBIT2,	677777
NBIT3,	737777
NBIT4,	757777
NBIT5,	767777
NBIT6,	773777
NBIT7,	775777
NBIT8,	776777
NBIT9,	777377
NBIT10,	777577
NBIT11,	777677
NBIT12,	777737
NBIT13,	777757
NBIT14,	777767
NBIT15,	777773
NBIT16,	777775
NBIT17,	777776
KALL7,	777777

```
/MESSAGE CONSTANTS
/ERROR TYPEOUT HEADERS
/AC CONTENTS
HDR1,      TEXT /
      C(AC)
START /  
  
/AC AND MQ
HDR2,      TEXT /
      C(AC)    C(MQ)
START /  
  
/LINK AC AND MQ
HDR3,      TEXT /
      L      C(AC)    C(MQ)
START /  
  
/SC AC
HDR4,      TEXT /
      SC     C(AC)
START /  
  
/3 SPACES
SPACE3,    TEXT /  /
/  
/4 SPACES
SPACE4,    TEXT /
/
```

HDR5, TEXT /
L C(AC) C(MQ) /

TYPATR, TEXT /PAT/

TYCOR, TEXT /COR/

TYINCO, TEXT /INCO/

CRCODE, TEXT /
/

TYNRMS, TEXT /
NORMS /

TYINTE, TEXT /
NO PROGRAM INTERRUPT/

INDAT, TEXT /
INTERRUPT DATA ERROR/
TYSTRT, TEXT /START/

/OPERATION TYPEOUTS
/EAE NO OPERATION

TYNOP, TEXT /
EAENOP /

/EAE CLA
TYCLA, TEXT /
EAECLA /

/CLEAR MQ
TYCLQ, TEXT /
CLQ /

/COMPLIMENT Q
TYCMQ, TEXT /
CMQ /

/OR MQ TO AC
TYRMQ, TEXT /
ORMQAC /

/ACØ TO LINK
TYSLK, TEXT /
ACØTOL /

/OR AC TO MQ
TYSMQ, TEXT /
ORACMQ /

/LOAD AC WITH MQ
TYLACQ, TEXT /
LACQ /

/LLS
TYLLS, TEXT /
LLS /

/LLSS
TYLLSS, TEXT /
LLSS /

Digital-7-92-M

Page 46

/LRS
TYLRS, TEXT /
LRS /

/RESULT
TYSIMR, TEXT /
RESULT /

TYLRSS, TEXT /
LRSS /

TYRDSQ, TEXT /
RANDOM DATA SEQUENCED/
TYRES, TEXT /RESULT/

/LOAD MQ WITH AC
TYLMQ, TEXT /
LMQ /

TYABS, TEXT /
ABS /

/CLR SC
TYCSC, TEXT /
CLR SC /

/LACS
TYLACS, TEXT /
LACS /

/SC ERROR
TYSCKER, TEXT /
SC ERROR /

/NORM
TYNORM, TEXT /
NORM /

/SET SC
TYSSC, TEXT /
SET SC /

/SC+1
TYPLS1, TEXT /
SC+1 /

/ALS MQ TEST
TYALSG, TEXT /
ALS MQ TEST/

/ALS
TYALS, TEXT /
ALS /

START

10.4.3 Shift Counter and Basic Shift Test

/SHIFT COUNTER AND
/AC MQ SHIFT TEST
/TAPE 3 OF PDP7 EAE TEST

/SHIFT COUNTER TEST
/UTILIZES NORMALIZE INSTRUCTION
/WITH NO SHIFT TO DATA TEST S.C
/DOES START KEY CLEAR THE SC

2200/
SCTST1,
LAC SEVSEV
DAC SCSTRT
LAC RBT1
NORM -43
HLT
LACS
DAC SCEND
SNA
JMP .+11
JMS ERROR
TYCSC
HDR4
SCSTRT 740000
TYCSC
TYLACS
SCEND 740000
0
JMS SWITCH
SCTST1+6
LAC NBT16
DAC CHARK

/200000 ALREADY NORMALIZED
/SRT SC TO -1 (77)
/PRESS START TO CLR SC
/SC TO AC

/READ SC#A'S TO AC?
/YES, CONTINUE

/DOES EAE NOP ALTER THE SC

NOPSC, DZM SCSTRT
 AND KALL7
 EAE
 LACS
 DAC SCEND
 SNA
 JMP .+11
 JMS ERROR
 TYNOP
 HDR4
 SCSTRT 740000
 TYNOP
 TYLACS
 SCEND 740000
 0
 JMS SWITCH
 NOPSC

/MAKE MB ONES BEFORE
/NOP-
/GET SC TO AC
/SC STILL ZERO'S

/DOES SC SET To 76 AND +1 To 77
SCT076,

 LAC SCEND
 DAC SCSTRT
 LAC RIT17
 DAC MQSTRT
 LAC RIT1
 DAC ACSTRT
 NORM -43
 DAC ACEND
 LACS
 DAC SCEND
 SAD SEVSEV
 JMP .+2
 JMS SCERR
 JMS SWITCH
 SCT076

/NORM 01
/SET SC To 76+1 To 77

/DOES SC SET To 74 AND +1 To 75
SCT074,

 LAC SCEND
 DAC SCSTRT
 LAC THREE
 DAC MQSTRT
 LAC RIT1
 NORM -41
 DAC ACEND
 LACS
 DAC SCEND
 SAD SEVFIV
 JMP .+2
 JMS SCERR
 JMS SWITCH
 SCT074

/SC To 74+1 To 75
/SAVE FOR ERROR TYPE

/DOES SC SET TO 70 AND +1 TO 71

SCT070,
LAC SCEND
DAC SCSTRT
LAC SEVEN
DAC MQSTRT
LAC BIT1
NORM -35
DAC ACEND
LACS
DAC SCEND
SAD SEVONE
JMP .+2
JMS SCERR
JMS SWITCH
SCT070

/7, SC TO 70 AND +1 TO 71
/SAVE FOR ERROR TYPE

/WILL SC SET TO 60 AND +1 TO 61

SCT060,
LAC SCEND
DAC SCSTRT
LAC ONESEV
DAC MQSTRT
LAC BIT1
NORM -25
DAC ACEND
LACS
DAC SCEND
SAD SIXONE
JMP .+2
JMS SCERR
JMS SWITCH
SCT060

/NORM 17
/SFT SC TO 60 AND +1 TO 61
/SAVE FOR ERROR TYPE

/RFA

/WILL SC SET TO 40 AND +1 TO 41

SCT040,
LAC SCEND
DAC SCSTRT
LAC THREE7
DAC MQSTRT
LAC BIT1
NORM -5
DAC ACEND
LACS
DAC SCEND
SAD FOUR1
JMP .+2
JMS SCERR
JMS SWITCH
SCT040

/NORM 37
/20000 ALREADY NORMALIZED
/SFT SC TO 40 AND +1 TO 41
/GFT SC TO AC
/SAVE FOR ERROR TYPE
/READ 41 FROM SC TO AC
/YES

/WILL SC SET TO 0 AND +1 TO 1

SCT000,	LAC SCEND	
	DAC SCSTRT	
	LAC SEVSEV	/NORM 77
	DAC MQSTRT	
	LAC BIT1	
	NORM +33	/SC TO 00 +1 TO 01
	DAC ACEND	
	LACS	
	DAC SCEND	
	SAD BIT17	
	JMP .+2	/YES
	JMS SCERR	
	JMS SWITCH	
	SCT000	

/WILL SC SET TO 01 AND +1 TO 02

SCT001,	LAC SCEND	
	DAC SCSTRT	
	LAC SEVSIX	/NORM 76
	DAC MQSTRT	
	LAC BIT1	
	NORM 32	/SFT SC TO 1 +1 TO 2
	DAC ACEND	
	LACS	
	DAC SCEND	
	SAD BIT16	
	JMP .+2	
	JMS SCERR	
	JMS SWITCH	
	SCT001	

/WILL SC SET TO 03 AND +1 TO 04

SCT003,	LAC SCEND	
	DAC SCSTRT	
	LAC SEVN4	/NORM 74
	DAC MQSTRT	
	LAC BIT1	
	NORM +30	/SFT SC TO 3 +1 TO 4
	DAC ACEND	
	LACS	
	DAC SCEND	
	SAD BIT15	
	JMP .+2	/SC TO AC =4?
	JMS SCERR	
	JMS SWITCH	
	SCT003	

/WILL SC SET TO 07 AND +1 TO 10
SCT007, LAC SCEND
DAC SCSTRT
LAC SEVNTY
DAC MQSTRT
LAC BIT1
NORM +24
DAC ACEND
LACS
DAC SCEND
SAD BIT14
JMP .+2
JMS SCERR
JMS SWITCH
SCT007 /NORM 70

/SET SC TO 7 +1 TO 10
/YES /SC TO AC = 10?

/WILL SC SET TO 17 AND +1 TO 20
SCT017, LAC SCEND
DAC SCSTRT
LAC SIXTY
DAC MQSTRT
LAC BIT1
NORM +14
DAC SCEND
LACS
DAC SCEND
SAD BIT13
JMP .+2
JMS SCERR
JMS SWITCH
SCT017 /NORM 60

/SC TO 17+1 TO 20
/YES /SC TO AC = 20?

/WILL SC SET TO 37 AND +1 TO 40
SCT037, LAC SCEND
DAC SCSTRT
LAC BIT12
DAC MQSTRT
LAC BIT1
NORM -4
DAC ACEND
LACS
DAC SCEND
SAD BIT12
JMP .+2
JMS SCERR
JMS SWITCH
SCT037 /NORM 40

/SET SC TO 37 +1 TO 40
/YES /SC TO AC = 40?

/WILL SC SET TO 77 AND +1 TO 00

SCT077,	LAC SCEND	
	DAC SCSTRT	
	LAG SEVSEV	/NORM 0
	DAC MQSTRT	
	LAC BIT1	
	NORM -44	/SFT SC TO 77 AND +1 TO 0
	DAC ACEND	
	LACS	/GET SC TO AC
	DAC SCEND	
	SNA	/SC TO AC = 00?
	JMP .+2	/YES
	JMS SCERR	
	JMS SWITCH	
	SCT077	
	JMP NOPSC1	

SCERR, JMP .
 IAC MQSTRT /GFT SC OF NORM
 CMA
 AND SEVSEV /SHOULD SET SC TO
 DAC MQEND
 TAD RIT17
 AND SEVSEV /Sa SHOULD +1 TO
 DAC LKEND
 JMS FRRUR /TYPE OUT
 TYSCFR
 SCERR 600000 /Sa ERROR
 HDR4
 SCSTRT 740000 /Sa AT START
 SPACE3
 ACSTRT 600000 /AC AT START
 TYNORM
 MQSTRT 740000 /Sa PORTION OF NORM
 TYSSC
 MQFND 740000 /Sa SHOULD SET SC TO
 TYPLS1
 LKEND 740000 /Sa SHOULD +1 TO
 TYCOR
 TYLACS
 SCEND 740000 /Sa TO AC EQUALD
 TYINCO
 SPACE3
 ACEND 600000 /AC AFTER NORM
 @
 JMP I SCERR

/DOES EAE NOP ALTER SC = 77

NOPSC1, IAC SEVSEV
 DAC SCSTRT
 IAC RIT1
 NORM -43 /SFT SC TO 77
 AND KALL7 /MAKE MB TO ONES BEFORE
 FAF 77 /NOP SHOULD NOT ALTER SC
 IACS
 DAC SCEND
 SAD SCSTRT
 JMP .+12 /Sa TO AC = 77?
 JMS ERROR
 TYNOP
 HDR4
 SCSTRT 740000
 TYNOP
 SCSTRT 740000
 TYLACS
 SCEND 740000
 @
 JMS SWITCH
 NOPSC1
 JMS SWTCHS
 SCT076

/SHIFT TESTS
/ALS - ACCUMULATOR LEFT SHIFT
/DOES ALS AC = 0'S ALTER THE AC?

ALSZER,
DZM ACSTRT
DZM MQSTRT
DZM LKSTRT
DZM SCSTRT
CLQ 1000 /CLEAR AC - MQ AND LINK
CLL
ALS
DAC ACEND
GLK
DAC LKEND
LACS
DAC SCEND
IAC ACEND
SNA
SKP
JMS ALSEERR
JMS SWITCH
ALSZER+4

/DOES A1'S 01 AC = 01'S OK

ALS01, IAC RIT17 /ALS 01
DAC SCSTRT /AC 0'S TO START
DZM ACSTRT /MQ 0'S
DZM MQSTRT /LINK IS ZERO
DZM LKSTRT
CLQ
EAE 1000
CLL
ALS 01 /SHIFT AC LEFT 1
DAC ACEND
GLK
DAC LKEND /LINK FOR TYPEOUTS
LACS
DAC SCEND /BC FOR TYPEOUTS
LAC ACEND
SNA
SKP
JMS ALSERR
LAC MQSTRT
LMQ
JMS SWITCH
ALS01+6
LAC MQSTRT
SZA
JMP .+5
CLC
DAC MQSTRT /2ND PASS MQ : 1'S
EAE 4
JMP ALS01+6

```

/LINK TO AC 17
/BIT = 0 L=0, RIT =0 L=1, BIT = 1 L = 0, BIT = 1 L = 1

ALSLNK,      DZM ACSTRT          /START AC 0'S
              DZM MQSTRT
              DZM LKSTRT          /LINK START 0
              CLO
              LAC LKSTRT
              RAR                  /LINK = 0 OR 1
              LAC ACSTRT
              ALS 01
              DAC ACEND
              GLK
              DAC LKEND
              LACS
              DAC SCEND
              LAC ACSTRT
              RAL
              TAD LKSTRT
              SAD ACEND
              SKP
              JMS ALSERR
              JMS SWITCH
              ALSLNK+3
              LAC LKSTRT
              TS7 LKSTRT
              SNA                  /2ND PASS L=1
              JMP ALSLNK+3
              DZM LKSTRT
              LAC ACSTRT
              TS7 ACSTRT
              SNA                  /3RD AND 4TH PASS AC=1
              JMP ALSLNK+3

```

/DOES ALS ALTER THE LINK = 1 OR 0

```

LNKALES,     DZM MQSTRT          /MQ ALWAYS = 0
              DZM ACSTRT
              DZM LKSTRT          /LINK START 0
              LAC BIT17
              DAC SCSTRT          /SC = 01
              CLO
              LAC LKSTRT
              RAR                  /LINK = 1 OR 0
              LAC ACSTRT          /AC = 0 OR 400000
KALSM1,       ALS 01              /SAVE AC RESULT
              DAC ACEND
              LACS
              DAC SCEND          /SAVE SC RESULT
              GLK
              DAC LKEND
              SAD LKSTRT
              SKP                  /LINK SAME AS STRT?
              JMS ALSERR
              JMS SWITCH
              LNKALS+5
              LAC LKSTRT

```

1S7 LKSTRT
SNA
JMP LNKALS+5

/2ND AND 4TH PAS I = 1

```

LAC ACSTRT
LAC BIT0
SAD ACSTRT
JMP .+4
DZM LKSTRT
DAC ACSTRT
JMP LNKALS+5

/AC 0 AI READY = 1
/3RD AND 4TH PASS
/Ac=400000

```

/DOES ALS ALTER THE MQ

ALSMOT,	DZM MQSTRT	/1st PASSES MQ = 0'S
	DZM ACSTRT	
	DZM LKSTRT	
	LAC BIT17	
	DAC SCSTRT	/AIS 01 PLACE
	LAC LKSTRT	
	RAR	/L=1 OR 0
	LAC MQSTRT	
	LMO	/MQ = 0'S OR 1'S
	LAC ACSTRT	/Ac = 0'S OR 1'S
	ALS 01	
	DAC ACEND	
	GLK	
	DAC LKEND	
	LACS	
	DAC SCEND	
	LACQ	
	DAC MQEND	
	SAD MQSTRT	/MQ SAME AS START?
	JMP .+14 /YES	
	JMS ERROR	
	TYALSO	
	HDR3	
	LKSTRT 700000	
	ACSTRT 600000	
	MQSTRT	
	TYALS	
	LKFEND 700000	
	ACEND 600000	
	MQEND 600000	
	0	
	JMS SWITCH	
	ALSMOT+5	

LAC LKSTRT
ISZ LKSTRT
SNA
JMP ALSMOT+5
DZM LKSTRT
LAC ACSTRT
CMA
DAC ACSTRT
SZA
JMP ALSMOT+5
LAC MQSTRT
CMA
DAC MQSTRT
SZA
JMP ALSMOT+5
JMS SWTCHS
ALSZR

/EVERY OTHER PASS L = 1

/NEXT PASS L = 0

/AC=0'S, 1'S, 0'S, 1'S

/MQ = 0'S 4 PASSES 1'S 4 PASSES

/MASTRT BACK TO 0'S?
/NO, TEST M1 = 1'S

/WILL AC0 GO TO LINK PROPERLY
/IMMEDIATELY FOLLOWING AN ALS LEFT SHIFT
/0-0.0-1.1-0.1-1
SGNSHF,
DZM LKSTRT
DZM MQSTRT
LAC RIT0
DAC ACSTRT
LAC PIT17
DAC SCSTRT
LAC LKSTRT
RAR
LAC ACSTRT
ALS 01
FAF 20000
DAC ACEND
GLK
DAC LKFND
SAD MQSTRT
JMP NSNERR
JMS ERROR
TYALS
SCSTRT 740000
TYSLK
HDR3
LKSTRT 700000
ACSTRT 600000
TYALS
TYSLK
LKFND 700000
ACEND 600000
TYRES
0
NSNERR,
JMS SWITCH
SGNSHF+6
LAC LKSTRT
ISZ LKSTRT
SNA
JMP SGNSHF+6
DZM LKSTRT
LAC RIT1
SAD ACSTRT

/END SCOPE LOOP

/THIS PASS L=1

/TESTED SIGN=1

JMP HSALS
DAC ACSTRT
IS7 MQSTRT
JMP SGNSHF+6

/YES

/WILL ALS SHIFT 1 TO 18 PLACES?
/1ST PASS BIT 2ND PASS NO BIT

HSALS,	DZM MQSTRT LAC BIT17 DAC ACSTRT DZM LKSTRT JMS SIMALS LAC K1A DAC 10 LAC KALS01 DAC HSALSE LAC BIT17 DAC SCSTRT HSALSL,	LAC LKSTRT RAR LAC MQSTRT LMO LAC ACSTRT ALS 01 DAC ACEND GLK DAC LKEND LAC S DAC SCEND SZA JMP .+6 LAC LKEND SAD LKSTRT LAC ACEND SAD I SALSRP JMP .+2 JMS ALSERR JMS SWITCH HSALSL LAC MQSTRT CMA DAC MQSTRT ISZ HSALSE ISZ SALSRP ISZ SCSTRT ISZ 10 JMP HSALSL ISZ LKSTRT LAC ACSTRT CMA DAC ACSTRT SPA JMP HSALB+4 JMS SWITCH HSALS JMP LLSTS1	/MQ ALTERNATES /FROM 1'S TO 0'S /1 TO 18 PLACES /SH GO TO ZERO? /WAS LINK ALTERED /RESULT OF SHIFT OK? /EVEN PASSES MQ = 777777 /INCREMENT COUNT /ADVANCE RESULT POINTER /FOR TYPEOUTS SC+1 /SHIFT 18 TIMES? /NO BIT PASS L = 1 /2ND PASS AC STRT=777776 /MADE 2 PASSES? /No, SHIFT NO BIT
--------	--	---	--

/ALS INSTRUCTION
/COMMON ERROR TYPEOUT

ALSERR, JMP .
 JMS ERROR
 TYALS
 SCSTRT 7400000
 ALSERR 4000000
 HDR5
 LKSTRT 5000000
 ACSTRT 6000000
 MQSTRT 6000000
 TYPATR
 LKEND 5000000
 ACEND 6000000
 TYRES
 TYLACS
 SCEND 7400000
 0
 JMP T ALSERR

/SIMULATE ALS OPERATION
/STORES SHIFTS 1 TO 18 PLACES

SIMALS, JMP .
 LAW RESULT-1
 DAC 17
 DAC 15
 TAD BIT17
 DAC SALSRP /SET RESULT POINTER TO START
 LAC K1B
 DAC 16
 LAC LKSTRT
 RAR
 LAC ACSTRT
 RAL
 DAC I 17
 ISZ 16
 LAC LKSTRT
 RAR
 LAC I 15
 RAL
 DAC I 17
 ISZ 16
 JMP .-6
 JMP I SIMALS
SALSRP, 0
RESULT, 0
RESULT+22/ /RESERVE 17 SHIFT LOCADS

ENDSHF,	LAS	
	AND BIT6	
	SNA	/COMMA AT END?
	JMP .46	/NO
	LAW 15	
	TY1	
	ISZ CHARK	
	JMP .44	
	JMS CRLF	
	LAC NBIT16	
	DAC CHARK	
	LAS	
	AND BIT5	
	SNA	/CYCLE BOTH TESTS
	JMP SCT076	/NO, STAY IN SHIFT TEST
	JMP RANSHF	
COMMA,	254	/REPEAT FROM SETUP TEST
START		

/LLS AND LRS BASIC TESTS
/APP 4 OF EAE PDP7 TEST

/LONG LEFT SHIFT

/LLS 01 ALL ZERO'S

LLSTS1,	DZM ACSTRT
	DZM MQSTRT
	DZM LKSTRT
	IAC RIT17
	DAC SCSTRT
	CLQ
	CLA CLL-OPR
	LLS 01
	DAC ACEND
	GLK
	DAC LKEND
	LACS
	DAC SCEND
	LACQ
	DAC MQEND
	SNA
	IAC ACEND
	SNA
	LAC LKEND
	SNA
	IAC SCEND
	SNA
	JMP .+2
	JMS LLSERR
	JMS SWITCH
	LLSTS1+5

/START SCOPE LOOP
/CIR AC AND LINK

/MQ STILL 0'S?
/AC STILL 0'S?
/LINK STILL 0'S?
/SM GO TO ZERO?

/DOES LINK GO TO MQ17 ON AN LLS
/0=0, 1=0, 0-1, 1-1

LLSTS2, DZM MQSTRT
DZM ACSTRT
DZM LKSTRT
LAC BIT17
DAC SCSTRT
LAC MQSTRT
LMO
LAC LKSTRT
RAR
LAC ACSTRT
LLS 01
DAC ACEND
GLK
DAC LKEND
LACS
DAC SCEND
LACQ
DAC MQEND
LAC LKSTRT
RAR
LAC MQSTRT
RAI
SAD MQEND
SKP
JMS LLSERR
JMS SWITCH
LLSTS2+5
LAC LKSTRT
IS7 LKSTRT
SNA
JMP LLSTS2+5
DZM LKSTRT
LAC MQSTRT
IS7 MQSTRT
SNA
JMP LLSTS2+5

/LLS 01
/2 PASSES = 0 START SCOPE LOOP
/2 PASSES = 1 (MQ17)
/L=1 EVERY 2ND PASS
/AC ALWAYS = 0
/SAVE RESULTS
/END SCOPE LOOP
/2ND OR 4TH PASS?
/NPXT PASS L = 0
/MADE WITH MQ17=1?

/DOES LINK NOT GO TO AC17 ON AN LLS
/DOES MQ0 GO TO AC17 ON AN LLS

LLSACT, DZM ACSTRT
DZM MQSTRT
DZM LKSTRT
LAC BIT17
DAC SCSTRT
LAC MQSTRT
LMQ
LAC LKSTRT
RAR /L=0, 1, 0, 1
IAC ACSTRT /AC=0, 0, 1, 1
LLS 01
DAC ACEND
GLK
DAC LKEND
LACS
DAC SCEND /SAVE SC FOR TYPEOUT
LACQ
DAC MQEND /MQ FOR TYPEOUT
SAD LKSTRT /LINK TO MQ17?
SKP /YFS, OK
JMP .+7 /MQ ERROR
LAC MQSTRT
RAL
LAC ACSTRT
RAL
SAD ACEND /AC0 SHOULD BE = MQ0
SKP
JMS LLSERR
JMS SWITCH
LLSACT+5
LAC LKSTRT
TS7 LKSTRT /L=0, 1, 0, 1, 0, 1, 0, 1
SNA
JMP LLSACT+5
DZM LKSTRT
IAC ACSTRT
TS7 ACSTRT
SNA /AC0 = 0, 0, 1, 1, 0, 0, 1, 1
JMP LLSACT+5
DZM ACSTRT
LAC BIT0
SAD MQSTRT /TESTED MQ0 = 1?
JMP .+3 /YFS
DAC MQSTRT /MQ0 = 0, 4 PASSES
JMP LLSACT+5 /=1, 4 PASSES
JMS SWITCH
LLSTS1

/WILL EACH BIT OF THE MQ SHIFT TO THE NEXT
/1=0; AND 0=1 LEFT

LLSTS3,
LAC BIT17
DAC MOSTRT
DAC SCSTRT
DZM LKSTRT
DZM ACSTRT
LAC MQSTRT
LMQ
CLA CLL-OPR
LLS 01
DAC ACEND
GLK
DAC LKEND
LAC S
DAC SCEND
LAC Q
DAC MQEND
LAC MQSTRT
RAL
SAD MQEND
SKP
JMP .+5
LAC ACSTRT
RAL
SAD ACEND
JMP .+2
JMS LLSERR
JMS SWITCH
LLSTS3+5
LAC MQSTRT
CLL RAL-OPR
DAC MQSTRT
SNL
JMP LLSTS3+5

/START MQ 17 TO MQ 16
/START SCOPE LOOP
/AC AND L ALWAYS 0'S
/FOR TYPEOUTS
/FOR TYPEOUTS
/END SCOPE
/SET UP NEXT MQ BIT
/TESTED MQ0 = 1

(AN-347) →

/WILL EACH BIT OF THE MQ SHIFT TO THE NEXT
 /1-1: 0=1, 1=0 LEFT

```

LLSTS4,      LAC NBIT17          /START 777776
              DAC MQSTRT
              CMA
              DAC SCSTRT
              DAC LKSTRT
              CLC
              DAC ACSTRT
              LAC MQSTRT
              LMQ
              STL CLC=OPR
              LLS 01
              DAC ACEND
              GLK
              DAC LKEND          /L, FOR TIMEOUT
              LAC S
              DAC SCEND          /SC FOR TIMEOUT
              LAC Q
              DAC MQEND
              LAC MQSTRT
              STL
              RAL
              SAD MQEND
              SKP
              JMP .+5
              LAC ACSTRT
              RAL
              SAD ACEND          /AC SHIFT OK?
              JMP .+2
              JMS LLSERR
              JMS SWITCH
              LLSTS4+7
              STL
              LAC MQSTRT
              RAL
              DAC MQSTRT
              SZL
              JMP LLSTS4+7
              JMS SWITCHS
              LLSTS3               /TESTED MQ0 = 0

```

/WILL MQ AC SHIFT A 1 BIT 1 TO 44 PLACES
\$W\$ER LLG \$ NED

LLST\$5,	DZM ACSTRT LAC BIT17 DAC SCSTRT DAC MQSTRT DAC LKSTRT DAC MQCOMK DZM ACCOMK LAC KLLSS1 DAC LLSSEX LAC MQCOMK CLL RAL-OPR DAC MQCOMK LAC ACCOMK RAL DAC ACCOMK LAC MQSTRT IMQ STL CLA-OPR LLSS 01 DAC ACEND LACS DAC SCEND GLK DAC LKEND LACQ DAC MQEND SAD MQCOMK SKP JMP .+4 LAC ACCOMK SAD ACEND SKP JMP .+6 LAC LKEND SNA LAC SCEND SNA JMP .+2 JMS LLSSER JMS SWITCH LLSSEX-3 ISZ LLSSEX ISZ SCSTRT LAC SCSTRT XOR FOUR5 SZA JMP LLSSL1 JMS SWTCHS LLST\$5	/AC START ZEROS /SC INCREMENTED TO 44 /MQ START BIT 17 = 1 /RESET SHIFT TO 1 /START SCOPE LOOP /SC = 1 TO 44 /LINK GO TO 0 /SC END = 0 /END SCOPE LOOP
----------	--	--

/WILL MQ AC SHIFT A NO BIT 1 TO 44 PLACES

LLSTS6,
DZM LKSTRT
LAC BIT17
DAC SCSTRT
CMA
DAC MQSTRT
DAC MQCOMK
CLC
DAC ACSTRT
DAC ACCOMK
LAC KLLSS1
DAC LLSSX2
LAC MQCOMK /FORM AC
STL
RAL /AND MQ
DAC MQCOMK /COMPARE CONSTANTS
LAC ACCOMK
RAL
DAC ACCOMK
LAC MQSTRT
LMQ /SET UP SHIFT START SCOPE LOOP
CLL CLC-OPR
LLSS 01 /Sc=1 TO 44 PLACES
DAC ACEND
LACS
DAC SCEND /GET SC FOR TEST 4
GLK
DAC LKEND /LINK SHOULD BE 1
LACQ
DAC MQEND
SAD MQCOMK
SKP
JMP .+4
LAC ACCOMK /AC SHIFT OK?
SAD ACEND
SKP
JMP .+4
LAC LKEND /LINK SET TO 1?
SAD BIT17
SKP
JMP .+4
LAC SCEND
SNA /Sc GO TO 0?
SKP
JMS LLSSER
JMS SWITCH
LLSSX2-3
ISZ LLSSX2 /ADVANCE TO NEXT SHIFT
ISZ SCSTRT
LAC SCSTRT
XOR FOUR5 /SHIFTED 44 PLACES?
SZA
JMP LLSSL2
JMS SWTCHS /REPEAT SEQUENCE SET?
LLSTS6
JMP LRSTS1

/COMMON ERROR TYPEOUT LLS

LLSERR, JMP .
 JMS ERROR
 TYLLS
 SCSTRT 740000
 LLSERR 400000
 HDR5
 LKSTRT 500000
 ACSTRT 600000
 MQSTRT 600000
 TYPATR
 LKEND 500000
 ACEND 600000
 MQEND 600000
 TYRES
 TYLACS
 SCEND 740000
 0
 JMP I LLSErr
KLLSS1, LLSS 01 /Ta SET UP LONG LEFT SHIFTS

/COMMON ERROR TYPEOUT
/LLS SIGNED

LLSSFR, JMP .
 JMS ERROR
 TYLLSS
 SCSTRT 740000
 LLSSER 400000
 HDR5
 LKSTRT 500000
 ACSTRT 600000
 MQSTRT 600000
 TYPATR
 SPACE4
 ACCOMK 600000
 MQCOMK 600000
 TYCOR
 LKEND 500000
 ACEND 600000
 MQEND 600000
 TYINCO
 TYLACS
 SCEND 740000
 0
 JMP I LLSSER

/LONG RIGHT SHIFT
/LRS 01 AC, MQ AND L = 0'S

LRSTS1,	DZM ACSTRT	/SFT INITIAL CONDIT
	DZM MQSTRT	
	DZM LKSTRT	
	LAC BIT17	
	DAC SCSTRT	
	CLQ	
	CLA CLL-OPR	/START SCOPE LOOP
	LRS 01	
	DAC ACEND	
	GLK	
	DAC LKEND	
	LAC S	
	DAC SCEND	
	LAC Q	
	DAC MQEND	
	SNA	/MQ SHOULD BE 0
	LAC ACEND	
	SNA	/AC=0?
	LAC SCEND	
	SNA	/SN GO TO 0?
	LAC LKEND	
	SNA	/LINK STILL 0?
	SKP	
	JMS LRSERR	
	JMS SWITCH	
	LRSTS1+5	/END SCOPE

/DOES LINK GO TO AC 0 ON AN LRS
/0=0, 1=0, 0=1, 1=1

LRSTS2, DZM MQSTRT
 DZM ACSTRT
 DZM LKSTRT
 LAC RIT17
 DAC SCSTRT
 LAC LKSTRT
 RAR
 CLQ
 LAC ACSTRT
 LRS 01
 DAC ACEND
 LACQ
 DAC MQEND
 LACS
 DAC SCEND
 QLK
 DAC LKEND
 SAD LKSTRT
 SKP
 JMP .+12
 LAC MQEND
 SZA
 JMP .+7
 LAC LKSTRT
 RAR
 LAC ACSTRT
 RAR
 SAD ACEND
 SKP
 JMS LRSERR
 JMS SWITCH
 LRSTS2+5
 LAC LKSTRT
 ISZ LKSTRT
 SNA
 JMP LRSTS2+5
 DZM LKSTRT
 LAC RIT0
 SAD ACSTRT
 JMP .+3
 DAC ACSTRT
 JMP LRSTS2+5

/START SCOPE LOOP
/SET UP COMPLETE
/SAVE RESULTS
/LINK SHOULD NOT CHANGE
/END SCOPE

/DOES AC17 Go TO MQ0 ON AN LRS
/0-0, 1=0, 0-1, AND 1-1

LRSTS3, DZM LKSTRT /LINK ALWAYS 0
DZM MQSTRT
DZM ACSTRT
LAC RIT17 /SHIFT OF 1
DAC SCSTRT
CLL
LAC MQSTRT /SET MQ
LMQ
LAC ACSTRT
LRS 01
DAC ACEND
GLK
DAC LKEND
LACS
DAC SCEND
LACQ
DAC MQEND /GENERATE MQ
LAC ACSTRT /COMPARE
RAR /CONSTANT
LAC MUSTRT
RAR
SAD MQEND /AC17 TO MQ0 OK?
SKP
JMP .+3
LAC ACEND
SZA
JMP .+4 /AC GO TO 0?
LAC LKEND
SNA
SKP
JMS LRSEERR
JMS SWITCH
LRSTS3+5
LAC ACSTRT
IS7 ACSTRT
SNA
JMP LRSTS3+5
LAC RIT0
DZM ACSTRT
SAD MQSTRT
JMP .+3
DAC MQSTRT
JMP LRSTS3+5

/DOES AC17 NOT GO TO LINK ON AN LRS

LRSTS4	DZM LKSTRT	
	DZM ACSTRT	
	DZM MQSTRT	/NO ALWAYS ZERO
	IAC BIT17	
	DAC SCSTRT	/SHIFT OF 1
	CLQ	
	LAC LKSTRT	
	RAR	/SFT LINK INITIAL 0 OR 1
	LAC ACSTRT	/AM=1 OR 0
	LRS 01	
	DAC ACEND	
	LACOS	
	DAC SCEND	
	LACQ	
	DAC MQEND	
	GLK	
	DAC LKEND	
	SAD LKSTRT	/WAS LINK ALTERED
	SKP	
	JMS LRSEERR	
	JMS SWITCH	
	LRSTS4+5	
	LAC LKSTRT	
	TS7 LKSTRT	
	SNA	/TESTED L=1?
	JMP LRSTS4+5	/NO
	DZM LKSTRT	
	IAC ACSTRT	
	TS7 ACSTRT	
	SNA	/TESTED AC 17=1
	JMP LRSTS4+5	
	JMS SWITCHS	
	LRSTS1	

/WILL AC MQ SHIFT A 1 BIT EACH POSITION RIGHT

LRSTS5,
DZM LKSTRT
DZM MQSTRT
DZM MQCOMK
LAC HTT17
DAC SCSTRT
LAC RIT0
DAC ACSTRT
DAC ACCUMK
LAC ACCUMK /GENERATE COMPARE
CLL RAR-OPR /CONSTANTS
DAC ACCUMK
LAC MQCOMK
RAR
DAC MQCOMK
LAC MQSTRT
LMQ
CLL
LAC ACSTRT
LRS 01
DAC ACEND
GLK
DAC LKFEND
LACS
DAC SCEND
LACQ
DAC MQEND /MQ SHIFT OK?
SAD MQCOMK
SKP
JMP .+4
LAC ACCUMK /AC SHIFT OK?
SAD ACEND
SKP
JMS LRSERR
JMS SWITCH
LRSTSL
LAC ACSTRT
CLL RAR-OPR
DAC ACSTRT
LAC MQSTRT
RAR
DAC MQSTRT
SNL
JMP LRSTSL=6
JMS SWITCHS
IRSTS5

/WILL AC=MQ SHIFT A NO BIT 1 POSITION
 /RIGHT FROM EACH BIT

LRSTS6,	LAC BIT17	
	DAC SCSTRT	
	DAC LKSTRT	
	LAC NBIT0	
	DAC ACSTRT	
	DAC ACCOMK	
	GLC	
	DAC MQSTRT	
	DAC MQCOMK	
	LAC ACCOMK	/GENERATE NEXT
	STL	
	RAR	/SFT OF
	DAC ACCOMK	/AC MQ COMPARE
	LAC MQCOMK	/CONSTANTS
	RAR	
	DAC MQCOMK	
LRSTAL,	LAC MQSTRT	/SFT UP LRS
	LMO	
	STL	
	LAC ACSTRT	
	LRS #1	
	DAC ACEND	
	LAC S	
	DAC SCEND	/FOR TYPEOUTS
	GLK	
	DAC LKEND	/FOR TYPEOUTS
	LAC Q	
	DAC MQEND	
	SAD MUCOMK	/NO SHIFT OK?
	SKP	
	JMP .+4	
	LAC ACCOMK	
	SAD ACEND	
	SKP	
	JMS LRSERR	
	JMS SWITCH	
	LRST6L	
	LAC ACSTRT	
	STL	
	RAR	
	DAC ACSTRT	
	LAC MQSTRT	
	RAR	
	DAC MQSTRT	
	SZL	
	JMP LRSTAL-7	/SHIFTED TILL MQ17=0
	JMS SWTCHS	
	LRSTS6	

/WILL AC/MQ SHIFT A 1 BIT
 /RIGHT TO 44 PLACES

LRSTS7,	DZM M0STRT DZM LKSTRT LAC RIT17 DAC SCSTRT LAC BIT0 DAC ACSTRT DAC ACC0MK DZM MQ0OMK LAC LRST6L+4 DAC LRST7E LAC ACC0MK	/LRS 01 /FOR EXECUTE
LRST7L,	CLL RAR-OPR DAC ACC0MK LAC MO0OMK RAR DAC MQ0OMK LAC MQSTRT LMQ CLL LAC ACSTRT	/GENERATE AC/MQ /COMPARE CONSTANTS
	LRS 01 DAC ACEND. GLK DAC LKEND LACS DAC SCEND LACQ DAC MQEND SAD MQ0OMK SKP JMP .+4 LAC ACC0MK SAD ACEND SKP	/SET UP LRS
LRST7E,	SAD ACEND SKP JMS LRSER1 JMS SWITCH LRST7E-4 ISZ LRST7E ISZ SCSTRT LAC FOUR5 SAD SCSTRT SKP JMP LRST7L JMS SWTCHS LRSTS7	/1 TO 44 PLACES /MQ SHIFT OK? /AC END OK?
		/INCREMENT SHIFT COUNT /FOR TYPEOUTS
		/SHIFTED 44 PLACES? /YES

/WILL AC MQ SHIFT A NO BIT RIGHT
/1 TO 44 PLACES

LRSTS8,	CLC	
	DAC MQSTRT	/MQ START = 1's
	DAC MQCOMK	
	LAC NBIT0	
	DAC ACSTRT	/AC START BIT 0's
	DAC ACCOMK	
	LAC BIT17	
	DAC SCSTRT	
	DAC LKSTRT	
	LAC LRST6L+4	/LRS 01
	DAC LRSTBE	/FOR EXECUTE
	LAC ACCOMK	/GENERATE
LRSTAL,	STL	
	RAR	
	DAC ACCOMK	/NEXT
	LAC MQCOMK	/COMPARE CONSTANTS
	RAR	
	DAC MQCOMK	
	LAC MQSTRT	
	LMO	/SET UP LRS
	LAC ACSTRT	
	STL	
LRSTBE,	LRS 01	/1 TO 44 PLACES
	DAC ACEND	
	GLK	
	DAC LKEND	
	LAC S	
	DAC SCEND	
	LAC Q	
	DAC MQEND	
	SAD MQCOMK	/MQ SHIFT OK?
	SKP	
	JMP .+4	
	LAC ACCOMK	
	SAD ACEND	/AC SHIFT OK?
	SKP	
	JMS LRSER1	
	JMS SWITCH	
	LRSTBE-4	
	ISZ LRSTBE	/ADVANCE SHIFT
	ISZ SCSTRT	/COUNT
	LAC FOUR5	
	SAD SCSTRT	/SHIFTED 44 PLACES
	SKP	
	JMP LRSTBL	
	JMS SWITCH	
	LRSTS8	

/WILL MQ SHIFT LEFT
/EVERY COMBINATION OF BITS

LLSSFQ,	DZM MQSTRT	/AC AND MQ WILL
	DZM ACSTRT	/ALWAYS BE =
	IAC BIT17	
	DAC SCSTRT	
	DZM LKSTRT	
	IAC MQSTRT	/SHIFT IS ALWAYS 1
	FAF 20000	
	RAI	
	DAC ACCOMK	
	DAC MQCOMK	
	IAC MQSTRT	
	LMO	
	LLSS 01	
	DAC ACEND	
	IACS	
	DAC SCEND	
	GLK	
	DAC LKEND	
	IACQ	
	DAC MQEND	
	SAD ACEND	
	SKP	
	JMS LLSSER	
	JMS SWITCH	
	LLSSFQ+5	
	TS7 ACSTRT	
	NOP	
	TS7 MQSTRT	
	JMP LLSSEQ+5	
	JMS SWTCHS	
	LLSSFQ	

/WILL MQ SHIFT RIGHT 1 EVERY
/COMBINATION OF BITS

LRSSEQ,	DZM ACSTRT	/AC AND MQ
	DZM MQSTRT	/ALWAYS =
	LAC BIT17	
	DAC SCSTRT	/ALWAYS SHIFT OF 1
	LAC ACSTRT	
	AND RIT17	
	DAC LKSTRT	/LINK = AC 17
	RAR	/SO THAT AC WILL = MQ
	LAC MOSRT	
	RAR	
	DAC MQCOMK	/AC AND MQ
	DAC ACCOMK	/SHOULD BE =
	RAL	
	LMO	
	LRS #1	
	DAC ACEND	
	LACS	
	DAC SCEND	
	BLK	
	DAC LKEND	
	LACQ	
	DAC MQEND	
	SAD ACEND	/AC AND MQ R + OK
	SKP	
	JMS LRSER1	
	JMS SWITCH	
	LRSSEQ+4	
	TSZ ACSTRT	
	NOP	
	TSZ MQSTRT	/ALL COMBINATIONS
	JMP LRSSEQ+4	
	JMS SWTCHS	
	LRSSEQ	
	JMP ENDSHF	

```
/LRS COMMON ERROR TYPEOUT
/SHIFT OF 1
LRSERR,      JMP .
JMS ERROR
TYI RS
SCSTAT 740000
LRSERR 400000
HDR5
LKSTRT 500000
ACSTRT 600000
MQSTRT 600000
TYPATR
LKEND 500000
ACEND 600000
MQEND 600000
TYRES
TYLACS
SCEND 740000
0
JMP T LRSERR
```

/LRS COMMON ERROR TYPEOUT
/SHIFTS OF MORE THAN 1
LRSER1, JMP .
 IMS ERROR
TYI RS
SCSTRAT 7400000
IRSER1 4000000
HBR5
IKSTRAT 5000000
ACSTRAT 6000000
MQSTRAT 6000000
TYPATH
SPACE4.
ACCOMK 6000000
MQCOMK 6000000
TYCOR
IKEND 5000000
ACEND 4000000
MQEND 6000000
TYINCO
TYIACS
SCEND 7400000
0
JMP + LRSER1

ACCOMK,
MQCOMK,
SCCOMK,
0

SIART

10.4.4 Random Data, Normalize, and Interrupt Test

```

/TAPE 5
/RANDOM DATA SHIFTS
/NORMALIZE TFS
/INTERRUPT TFS

5000/
LAC NR1T16
DAC CHARK
/SET PASS K TO -3

/START RANDOM DATA SHIFTS
/LEFT 0 TO 44 PLACES

RANSHE,      LAC NR1T5
              DAC PASSK
              JMS RANGEN
              DAC MQSTRT
              JMS RANGEN
              DAC SHFBUF
              LAW SHFBUF
              DAC 10
              TAD BIT17
              DAC 11
              LAC MQSTRT
              LMO
              DAC I 10
              LAC SHFBUF
              DAC ACSTRT
              LLSS #1
              DAC I 10
              LACQ
              DAC I 10
              LAC I 11
SETLLS,      TSZ 11
              ILLS #1
              DAC I 10
              LACQ
              DAC I 10
              LAW SHFBUF+111
              SAD 10
              SKP
              JMP SETLLS
              GLK
              DAC LKSTRT
              DZM SCSTRT
              LAC KLLSS
              DAC LRANEX
              LAW SHFBUF-1
              DAC 10
/SHIFTED 44 PLACES?

```

LRANLP,
DAC ACCOMK
LAC I 10
DAC MQCOMK
LAC MQSTRT
LMD
LAC LKSTRT
RAR
LAC ACSTART
LLSS
DAC ACEND
GLK
DAC LKEND
LACS
DAC SCEND
LACQ
DAC MQEND
SAD MQCOMK
SKP
JMP .+4
LAC ACCOMK
SAD ACEND
SKP
JMS LLSSER
JMS SWITCH
LRANLP+4
TS7 LRANEX
TS7 SCSTRT
LAC FOURS
SAD SCSTRT
SKP
JMP LRANLP
JMS SWTCHS
RANSHF+6
TS7 PASSK
JMP RANSHF+2

10 TO 44 PLACES

/MD = PREDICTED?

/AC END = PREDICTED?

/SHIFTED 44 PLACES?

/RANDOM DATA RIGHT 0 TO 44 PLACES
RANRIT,
 LAC NBITS5
 DAC PASSK
 JMS RANGEN /GENERATE MQ START
 DAC MQSTRT
 JMS RANGEN /GENERATE ACSTRT
 DAC ACSTRT
 LAW SHFBUF+1
 DAC 10
 DAC 11
 LAC ACSTRT
 DAC I 10
 LAC MQSTRT
 DAC I 10
 LMQ
 CLL
SETLRS,
 LAC I 11 /GENERATE AC MQ
 TSZ 11
 LRS @1
 DAC I 10 /COMPARE CONSTANTS
 LACQ
 DAC I 10
 LAW SHFBUF+111
 SAD 10
 SKP
 JMP SETLRS
 LAC KLPS
 DAC RRANEX
 DZM LKSTRT
 DZM SCSTRT
 LAW SHFBUF+1
 DAC 10
RRANLP,
 LAC I 10
 DAC ACCOMK
 LAC I 10
 DAC MQCOMK
 LAC MQSTRT
 LMQ
 LAC ACSTRT
 CLL
RRANEX,
 LRS @ /0 TO 44 PLACES
 DAC ACEND
 GLK
 DAC LKEND
 LAC S
 DAC SCEND
 LACQ
 DAC MQEND
 SAD MQCOMK
 SKP
 JMP .+4
 LAC ACCOMK
 SAD ACEND
 SKP
 JMS LRSER1
 JMS SWITCH

RRANEX+4
ISZ RRANEX
ISZ SCSTRT
LAC FOUR5
SAD SCSTRT
SKP
JMP RRANLP
JMS SWTCHS
RANRIT+6
ISZ PASSK
JMP RANRIT+2
RRSTAY,

/RANDOM DATA SEQUENCED

RANSEQ,
 LAC NBIT5
 DAC PASSK
 JMS RANGEN
 DAC ACSTRT
 EAE 21000
 GLK
 DAC SVSIGN
 RTR
 DAC SVSIGN+1
 JMS RANGEN
 AND NBIT17
 TAD SVSIGN
 DAC MQSTRT
 LAC NBIT17
 DAC SVMASK
 LAC NBIT16
 DAC SVMASK+1
 DZM SCSTRT
 DZM LKSTRT
RANSQ0,
 LAC MQSTRT
 LMQ
 CLL
 LAC ACSTRT
 LLSS 1
 LRS 2
 LLSS 2
 LRS 1
 JMS SEQCOM
 JMS SWITCH
 RANSQ0
 JMS NXTSEQ

/GET AC SIGN CLR AC
/MAKE MQ17=AC0
/SEQUENCE 0

/SEQUENCE 1
/RIGHT 2, L4, R4, L2

5253RANSQ1,
LAC MQSTRT
CLL
LMQ
LAC ACSTRT
LRSS 2
LLSS 4
LRS 4
LLSS 2
JMS SEQCOM
JMS SWITCH
RANSQ1
JMS NXTSEQ

/SEQUENCE 1 R2, L4, R4, L2

/SFT UP

/COMPARE RESULTS

/LEFT 3, RIGHT 6, LEFT 6, RIGHT 3

/SEQUENCE 2

RANSQ2,
LAC MQSTRT
LMQ
CLL
LAC ACSTRT
LLSS 3
LRS 6
LLSS 6
LRS 3
JMS SEQCOM
JMS SWITCH
RANSQ2
JMS NXTSEQ

/SEQUENCE 3
/RIGHT 4, LEFT 8, RIGHT 8, LEFT 4

RANSQ3, LAC MQSTRT
 CLL
 LMQ
 LAC ACSTRT
 LRSS 4
 LLSS 10
 LRS 10
 LLSS 4
 JMS SEQCOM
 JMS SWITCH
 RANSQ3
 JMS NXTSEQ

/SEQUENCE 4 LEFT 5, RIGHT 10, LEFT 10, RIGHT 5

RANSQ4, LAC MQSTRT
 CLL
 LMQ
 LAC ACSTRT
 LLSS 5
 LRS 12
 LLSS 12
 LRS 5
 JMS SEQCOM
 JMS SWITCH
 RANSQ4
 JMS NXTSEQ

/SEQUENCE 5 RIGHT 6, LEFT 12, RIGHT 12, LEFT 6

RANS05, LAC MQSTRT
LMQ
CLL
LAC ACSTRT
LRSS 6
LLSS 14
LRS 14
LLSS 6
JMS SEQCOM
JMS SWITCH
RANS05
JMS NXTSEQ

/SEQUENCE 6 LEFT 7 RIGHT 14, LEFT 14, RIGHT 7

RANSQ6,
LAC MQSTRT
LMQ
CLL
LAC ACSTRT
LLSS 7
LRS 16
LLSS 16
LRS 7
JMS SEQCOM
JMS SWITCH
RANSQ6
JMS NXTSEQ

/SEQUENCE 7 RIGHT 8, LEFT 16, RIGHT 16, LEFT 8

RANSQ7, LAC MQSTRT
 LMQ
 LAC ACSTRT
 CLL
 LRSS 10
 LLSS 20
 LRS 20
 LLSS 10
 JMS SEQCOM
 JMS SWITCH
 RANSQ7
 JMS NXTSEQ

/SEQUENCE 8 LEFT 9, RIGHT 18, LEFT 78, RIGHT 9

RANSQ8, LAC MQSTRT
 LMQ
 LAC ACSTRT
 CLL
 LLSS 11
 LRS 22
 LLSS 22
 LRS 11
 JMS SEQCOM
 JMS SWITCH
 RANSQ8
 IS7 PASSK
 JMP RANSEQ+2
 JMS SWTCHS
 RANSEQ
 JMP NRMLZE

/SET AC SIGN INTO NEXT AC
/AND MQ BITS

NXTSEQ,
JMP .
LAC SVSIGN
CLL RAL-OPR
DAC SVSIGN
LAC SVSIGN+1
CLL RAR-OPR
DAC SVSIGN+1
LAC SVMASK
STL
RAL
DAC SVMASK
AND MQSTRT
TAD SVSIGN
DAC MQSTRT
LAC SVMASK+1
STL
RAR
DAC SVMASK+1
AND ACSTRT
TAD SVSIGN+1
DAC ACSTRT
ISZ SCSTRT
JMP I NXTSEQ

SVSIGN,
0
0
SVMASK,
0
0

/To FILL MQ
/CLEAR MQ BIT
/MAKE MQ = AC 0
/CLEAR AC BIT
/MAKE ACX = AC 0
/INDICATE NEXT SEQUENCE

/RANDOM DATA SEQUENCED
/COMMON COMPARE AND ERROR TYPE

SEQCOM, JMP .
DAC ACEND
GLK
DAC LKEND
LACCS
DAC SCEND
LACQ
DAC MQEND
SAD MQSTRT /MQ SAME AS START
SKP
JMP .+3 /ERROR MQ
LAC SCEND
SZA
JMP .+4 /ERROR SC
LAC ACSTRT
SAD ACEND
SKP
JMP .+5 /ERROR AC
EAE 21000 /GET AC SIGN CLR AC
GLK
SAD LKEND /LINK END = AC SIGN?
JMP I SEQCOM /ALL OK - EXIT
JMS ERROR
TYRDSQ
SPACE3
SCSTRT 740000
SEQCOM 400000
HDR5
LKSTRT 500000
ACSTRT 600000
MQSTRT 600000
TYSTRT
LKEND 500000
ACEND 600000
MQEND 600000
TYRES
TYLACCS
SCEND 740000
0
JMP I SEQCOM /ERROR EXIT

/RANDOM NUMBER GENERATOR
/18 BIT
RANGEN,
 JMP .
 LAC RANNO
 CLL RAR=OPR
 SZL
 XOR R1T0
 XOR RANNO+1
 ADD RANNO+1
 DAC RANNO
 JMP I RANGEN
RANNO,
 736425
 335671
PASSK,
 0
KLRS,
 LRs
KLLSS,
 LLSS
SHFBUF,
 0
SHFBUF+112/

/NORMALIZE TEST
/DOES NORMS GET AC 0 = 0 TO L

NRMLZE,
 DZM MQSTRT
 DZM SCSTRT
 LAC BIT1
 DAC ACSTRT
 DZM LKSTRT
 LAC LKSTRT /START SCOPE LOOP
 RAR
 CLQ
 LAC ACSTRT
 NORMS -44 /SC = 0
 DAC ACEND
 LACQ
 DAC MQEND /SAVE RESULTS
 LAC S
 DAC SCEND
 GLK
 DZM SCOMK
 DAC LKEND
 SZA /AC SIGN IS 0
 JMS NORMSE
 JMS SWITCH
 NRMLZE+5 /END SCOPE LOOP
 LAC LKSTRT
 ISZ LKSTRT
 SNA
 JMP NRMLZE+5

/DOES NORMS GET AC0=1 TO L

NRMLZ1,
CLC
DAC MQSTRT
DZM SCSTRT
DZM LKSTRT
CLC
DAC ACSTRT
LAC LKSTRT
RAR
LAC ACSTRT
CLQ 4
NORMS 0-44
DAC ACEND
LACQ
DAC MQEND
LACS
DAC SCEND
GLK
DZM SCOMK
DAC LKEND
SNA
JMS NORMSE
JMS SWITCH
NRMLZ1+6
LAC LKSTRT
ISZ LKSTRT
SNA
JMP NRMLZ1+6

/START SCOPE LOOP

/SET MQ = 119

/END SCOPE LOOP

/WILL NORM STOP SHIFT WITH
/AC 0 AND AC 1 UNEQUAL? 01, 10

NRMLZ22,
DZM MQSTRT
DZM LKSTRT
LAC SEVSEV
DAC SCOMK
LAC BIT1
DAC ACSTRT
LAC BIT17
DAC SCSTRT
LAC MQSTRT
LMQ /START SCOPE LOOP
CLL
LAC ACSTRT /SET UP COMPLETE
NORM -43 /SC = 1
DAC ACEND
LACQ
DAC MQEND /SAVE RESULTS
GLK
DAC LKEND
LACS
DAC SCEND
SAD SEVSEV /SC = -1?
SKP
JMS NORMER
JMS SWITCH /END SCOPE LOOP
NRMLZ2+10
LAC ACSTRT
CMA
DAC ACSTRT
LAC MQSTRT
CMA
DAC MQSTRT
SZA
JMP NRMLZ2+10

/DOES NORM NOT STOP SHIFT
/ON AC 0 = AC1 00, 11,

NRMLZ3,
DZM MQSTRT
DZM LKSTRT
LAC BIT16
DAC SCSTRT
LAC SEVSEV
DAC SCCOMK
LAC BIT2
DAC ACSTRT
LAC MQSTRT
LMQ
CLL
LAC ACSTRT
NORMS -42
DAC ACEND
LACS
DAC SCEND
GLK
DAC LKEND
LACQ
DAC MQEND
SPA
CMA
SZA
JMP .+6
LAC ACEND
SPA
CMA
SAD BIT1
SKP
JMP .+4
LAC SCEND
SAD SEVSEV
SKP
JMS NORMSE
JMS SWITCH
NRMLZE+6
LAC ACSTRT
CMA
DAC ACSTRT
LAC MQSTRT
CMA
DAC MQSTRT
SZA
JMP NRMLZ3+10

/ NORMALIZE SC = 2

/ START SCOPE LOOP

/ COMPLETE SET UP
/ SC = 2

/ SAVE RESULTS

/ MQ = ALL 0'S OR ALL 1'S

/ ERROR IN MQ

/ AC NEGATIVE?

/ MAKE POSITIVE

/ AC NORMALIZE CORRECT?

/ AC IN ERROR

/ SC = -1?

/ END SCOPE LOOP

/WILL NORMALIZE NORMALIZE A POSITIVE
/NUMBER WITH A 1 FROM AC BIT 1 TO M1 17 WITH SC=44 AT START
/AND A NEGATIVE NUMBER WITH A0 IN AC BIT 1
/TO MQ 17

NRMLZ4,
DZM MQSTRT
DZM LKSTRT
LAC FOUR4
DAC SCSTRT
LAC BIT1
DAC ACSTRT
LAC THREE4
DAC SCOMK
LAC MQSTRT
LMQ
CLL
LAC ACSTRT /SFT UP COMPLETE
NORMS /SC = 44
DAC ACEND
LACQ
DAC MQEND /SAVE RESULTS
GLK
DAC LKEND
LACS
DAC SCEND
SAD SCOMK
SKP
JMP .+6 /SC, ERROR
LAC ACEND
SPA
CMA
SAD BIT1
SKP
JMP .+5
LAC MQEND
SPA
CMA
SZA
JMS NORMER
JMS SWITCH
NRMLZ4+10
LAC MQSTRT
LMQ
CLL
LAC ACSTRT
ISZ SCOMK
LRSS 1
DAC ACSTRT
LACQ
DAC MQSTRT
SAD ACSTRT /AC AND MQ = 0's OR 1's
SKP /END 1 PASS
JMP NRMLZ4+10 /DONE ALL 1's YET?
SZA /YFS
JMP NRMLZ5

Digital-7-92-M
Page 100

LAC NBIT1
DAC ACSTRAT
CLC
DAC MQSTRAT
JMP NRMLZ4*6

/2ND SERIES
/NEGATIVE NUMBERS

/WILL A COMPLEMENT BIT PATTERN NORMALIZE
/MQ = 252525 AND 525252 AC = 0'S OR 1'S

NRMLZ5,
DZM ACSTRT
LAC COMBIT
DAC MQSTRT
LAC FOUR4
DAC SCSTRT
DZM LKSTRT
LAC MQSTRT
LMQ
CLL
LAC ACSTRT
NORMS
DAC ACEND
LACS
DAC SCEND
GLK
DAC LKEND
LACQ
DAC MQEND
SPA
CMA
SZA
JMP .+4
LAC ACEND
SAD MQSTRT
SKP
JMP .+4
LAC FIVE6
DAC SCC0MK
SAD SCEND
SKP
JMS NORMSE
JMS SWITCH
NRMLZ5+6
CLC
DAC ACSTRT
LAC MQSTRT
CMA
DAC MQSTRT
SPA
JMP NRMLZ5+6
JMS SWTCHS
NRMLZ6
JMP INTEST
/SCOPE LOOP START
/ACEND SHOULD
/= MQSTRT
/AC ERROR
/SC INDICATE SHIFT 18
/END SCOPE LOOP
/TEST REPEAT SEQUENCE
/GO TO INTERRUPT TEST

/NORMALIZE ERROR TYPEOUTS

```
NORMER,      JMP .
JMS ERROR
TYNORM
SCSTRT 740000
NORMER 400000           /ERROR ADDRESS
HDR5
LKSTRT 500000
ACSTRT 600000
MQSTRT 600000
TYPATR
LKEND 500000
ACEND 600000
MQEND 600000
TYRES
TYLACS
SCCOMK 740000
TYCOR
TYLACS
SCEND 740000
TYRES
0
JMP I NORMER
```

/NORMALIZE SIGNED ERROR TYPEOUTS

```
NORMSE,      JMP .
JMS ERROR
TYNRMS
SCSTRT 740000
NORMSE 400000
HDR5
LKSTRT 500000
ACSTRT 600000
MQSTRT 600000
TYPATR
LKEND 500000
ACEND 600000
MQEND 600000
TYRES
TYLACS
SCCOMK 740000
TYCOR
TYLACS
SCEND 740000
TYRES
0
JMP I NORMSE
```

/TEST PROGRAM INTERRUPT
/AFTER EAE OPERATIONS

INTEST, TSF
SKP
JMP .+4
LAW 0
TLS
TSF
JMP .-1
LAC (JMP INTS1)
DAC 1
ION
EAE ←
IOF
JMS ERROR
TYINTE
TYNOP
(.-5) 400000
0

6306 INTEST,

TSF
JMP .-1
JMS SWITCH
INTEST+11
LAC BIT17
DAC MQSTRT
DZM ACSTRT
DZM LKSTRT
LAC FOUR3
DAC SCSTRTT LAW
LAC (JMP INTS2)

INTS2L,

DAC 1
LAC MQSTRT
LMO
CLA CLL-OPR
ION
LLS 43
TYINTE
TYLLS
SCSTRT 740000
(.-6) 400000
0
JMP INTS2E

/PRINTER FLAG
/NO CUSON DAD
 438
 4+, 9ML
/TYPE NULLA DA!
/WAIT PRINTER FLAG
 ONE
 8+, 9ML
/LOAD INTS2 JMP A
 AHS
 88811 9ML
/SHOULD NOT GET HERE

/WAIT IN BASE 04
/ONE ERROR TELM

/PREPARE FOR LLS

SHOTWA 9ML

INTEST

BAI

/EXECUTE TELM AND
/SHOULD NOT GET HERE

INT\$2,	DAC ACEND	/SAVE RESULTS
	LACS	
	DAC SCEND	
	LACQ	
	DAC MQEND	
	SZA	/NO SHIFT OK?
	JMP .+4	
	LAC ACEND	
	SAD RIT0	/AC SHIFT OK?
	SKP	
	JMP .+4	
	LAC SCEND	/SC GO TO 0?
	SNA	
	JMP INT\$2E	
	JMS ERROR	
	INDAT	
	TYLLS	
	SCSTART 740000	
	HDR5	
	LKSTRT 500000	
	ACSTART 600000	
	MQSTART 600000	
	TYPATR	
	LKSTRT 500000	
	ACEND 600000	
	MQEND 600000	
	TYLACS	
	SCEND 740000	
	0	
INT\$2E,	TSF	/WAIT IN CASE OF
	JMP .-1	/ERROR TIMEOUT
	JMS SWITCH	
	INT\$2L	
	JMS SWTCHS	
	INTEST	
	LAS	
	AND BIT6	
	SNA	/TYPE AT END SET?
	JMP .+4	
	LAW 13	
	TY1	
	ISZ CHARK	
	JMP .+4	
	JMS CRLF	
	LAC NBIT16	
	DAC CHARK	
	LAS	
	AND BIT5	
	SNA	/CYCLE ALL TESTS
	JMP RANSHF	/???
	JMP NOPAC	/NO, STAY IN RANDOMS
		/START SET UP TEST

START

I/O TRAP TEST

PROGRAM OPERATING INSTRUCTIONS

1. Read tape in via RIM start.
2. Set I/O TRAP switch to a one.
3. Press continue.
4. Program will HALT at final HALT with 505050 in the accumulator.
 - A. Any other HALTS are illegal and the program listing provided, should be consulted.
 - B. After final HALT set ACSO 1. This will allow the program to run continuously.
5. The program may be restarted at location 101g.

70